OMRON USER'S MANUAL

Programmable Controller

Model SYSMAC-M1R

INTRODUCTION

"OMRON SYSMAC" is the trade name of OMRON's programmable controllers unparalleled in reliability and versatility.

Programmable controllers, which were initially developed to meet the demands by equipment manufacturing industries and large-scale plants for their production facilities, now answer the needs of industries from every field and have become original equipment for installation at factories.

The above trend has induced original equipment manufacturers to design the incorporation of programmable controllers in their machinery and equipment, and thus the demand for availability of the programmable controllers that can be handled as easily as components has been increasing. Accordingly, OMRON has sought to develop programmable controllers which are: a. small and economical, b. easy to handle by merely connecting a load and power and c. easy to operate by anyone at site, in addition to possessing flexibility that permits adapting to changes to the controlled systems or control parameters with simple keyboard operation and high reliability which can be materialized only by electronic control.

OMRON now offers with confidence the OMRON SYSMAC-M1R Module Type Programmable Controller, a first-class programmable controller with "CPU function" and "techniques responding adequately to the needs at every site." Programming with the SYSMAC-M1R can be performed easily and directly from ladder diagrams using the program console incorporated in the programmable controller or the optional graphic program console (CRT).

Since the programmable controller adopts the building block system, the I/O units to which controlled devices are connected, can be expanded to a maximum of 512 points in increments of 32 I/O points per unit.

CONTENTS

1.	FEA	ATURES	1
2.	SYS	TEM CONFIGURATION AND SPECIFICATIONS	2
	2.1	Available Types	2
	2.2	System Configuration	3
	2.3	Specifications	4
	2.4	Dimensions	9
	2.5	Names of Respective Parts	9
3.	ASS	GIGNMENT OF RELAY NUMBERS	20
	3.1	List of Relay Numbers	20
	3.2	Determination of I/O Relay Numbers	23
	3.3	Determination of Internal Auxiliary Relay Numbers	33
	3.4	Determination of Special Auxiliary Relay Numbers	33
	3.5	Determination of Latching Relay Numbers	34
	3.6	Determination of Timer/Counter Numbers	34
	3.7	Determination of Temporary Memory Relay Numbers 3	34
	3.8	Determination of Shift Register Numbers	
4.	INS	TRUCTION WORDS	35
	4.1	List of Instructions	35
	4.2	Explanation of Instruction Words	37
5.	PRC	OGRAMMING5	2
	5.1	How to Program5	2
	5.2	Applied Programs5	
6.	OPE	RATING PROCEDURE	4
	6.1		
	6.2	Cautions in Operating SYSMAC-M1R	4
	6.3	All Program Clear Operation	4
	6.4	Address Setting Operation	4
	6.5	Program Write Operation	5
	6.6	Program Read Operation	6
	6.7	Program Check Operation7	6
	6.8	RUN Operation	7
	6.9	Monitor Operation	
	6.10) Multi Monitor Operation	9
	6.11	Trace (Continuity) Check Operation	9
	6.12	Prorced Set/Reset Operation8	0
		B Instruction Search Operation8	
	6.14	Contact (Coil) Number Change Operation8	3
	6.15	5 Contact (Coil) Addition Operation8	4
	6.16	Contact (Coil) Deletion Operation8	4

7.	EPR	OM CHIP AND CASSETTE TAPE HANDLING	86
	7.1	Basic Functions	86
	7.2	RAM and EPROM Chip Handling	86
	7.3	EPROM Write Operation	86
	7.4	EPROM Read Operation	87
	7.5	EPROM Verify Operation	88
	7.6	Cassette Tape Handling	89
	7.7	Tape Write Operation	90
	7.8	Tape Read Operation	90
	7.9	Tape Verify Operation	90
	7.10	Errors in PROM WRITER or CASSETTE Mode	91
8.	INS	TALLATION AND WIRING	92
	8.1	Mounting Locations and Environmental Conditions	92
	8.2	Mounting Positions within Control Panels	92
	8.3	How to Install within Control Panels	92
	8,4	Processing of Wiring within Control Panels	93
	8.5	Operation at Power Failure	95
	8.6	External Wiring	95
	8.7	Hints on Use of Externally Operated I/O Relay	96
	8.8	Interfacing Solid-state Input Devices	96
	8.9	Hints on Use of Control I/O (CI/O) Units	101
9.	MA	INTENANCE AND INSPECTION	105
	9.1	Inspection	105
	9.2	Replacement of Battery	105
	9.3	Troubleshooting	106
	9.4	List of Error Messages	110
•	9.5	Abnormal Symptom, Possible Cause and Corrective Action	112
APF	END	IXES	
	Con	ntrol I/O and Data I/O Assignment Table for OMRON SYSMAC-M1R	
	Tim	er/Counter Assignment Table for OMRON SYSMAC-M1R	
	OM	RON SYSMAC-M1R FAILURE/ABNORMAL MODE NO. LIST	
	ОМ	RON SYSMAC-M1R CODING SHEET	

NOTE: For detailed information on the graphic programming console (CRT) Type SCY-CRT10-81E (-82E),
please refer to the "USER'S MANUAL (Cat. No. W50-E1) for OMRON Graphic Programming Console
Model SYSMAC-CRT10" published under separate cover.

1. Features

- Conversational programming with optional graphic program console (CRT).
 - · Programming and debugging can be greatly simplified through communications between the SYSMAC-M1R and operator in a dialog mode via messages on the CRT screen,
 - · The CRT console can also be used as a stand-alone since the console has its own CPU which can operate independently of the main CPU in the SYSMAC-M1R.
 - · Programming time can be reduced greatly since the CRT console permits preprogramming of standardized circuits into memory, in addition to its capability to automatically display N.O. contacts which account for 60 to 70% of all ladder diagram symbols used in sequence circuits.

Monitor function allows at-a-glance identification of relay coil ON/OFF state of a circuit to facilitate program simulation and maintenance. The CRT console also has a labelling function to facilitate the identification of I/O devices during monitoring.

- Easy-to-use configuration In addition to the program console integrated into the CPU rack, PROM writer function, cassette interface function and CRT interface function (for the CPU with CRT I/F card only) are provided as standard equipment.
- Programs can be recorded on cassette tape By connection of the exclusive interface cords, programs in the CPU memory may be dumped onto a commercially available cassette tape.
- Instructions for sophisticated programming Such instructions as ADD(+), SUB (-), MOV (I/O data transfer), CMP (I/O data compare), FAL (Diagnosis), etc. are added to facilitate sophisticated programming.
- I/O expansion possible up to 512 points The number of I/O points can be expanded up to 512 points with D I/O units alone mounted on the CPU rack and one expansion I/O rack, and 320 points with C I/O units alone mounted on the CPU rack and 4 expansion I/O racks. D I/O and C I/O units may be mixed on the CPU and expansion I/O racks.
- High-speed counter unit, A/D conversion unit and D/A conversion unit are available as special I/O units.
 - · The high-speed counter unit is a special I/O unit capable of counting high-speed input signals and consists of a reversible counter with 6-digit BCD output and count presetters and comparators both in two stages.
 - · The A/D conversion unit is a special I/O unit which has two analog input channels. For signal levels, either a voltage input of +1 to +5V or a current input of 4 to 20mA is selectable.
 - · The D/A conversion unit is a special I/O unit which has two analog output channels. For signal levels, either a voltage output of +1 to +5V or a current output of 4 to 20mA is selectable.

- Abundance of monitor and diagnostic functions for improved maintenability and operability
 - · Multi-point monitoring feature (which allows simultaneous display of 4 I/O points) facilitates delicate timing check of sequence circuits.
 - Monitoring capability such as trace (continuity) check, I/O states display, present value indication of each timer/counter, etc. assures easy program simulation and maintenance.
 - · A variety of diagnostic functions provide positive system backup. All programming mistakes and operational errors are alerted immediately by electronic buzzer.


2. System Configuration and Specifications

2.1 Available Types


The SYSMAC-M1R consists of a CPU (Central Processing Unit) and input/output units. A graphic programming console is available as an optional programming support tool.

	Classification		Specification	Weight	Type 4
CPU nack	FOVVÆVAN (vojda PRO (deneddon))	Missingr	Memory: 4k words (without EPROM or RAM chips) with CRT I/F card	11kg max.	SCYM1R-CPU86E
190	Expension Unit	I/O loase	A maximum of 8 I/O units can be mounted	2.5kg max.	SCYM1-BE122
Expansion I/	Dreck Wolline de	ee មក្រាប	_	470g max.	SCYM1-IOIF1
	I/O conjied	1427.77	Cable length: 40cm	280g max.	SCY-CN040
100		44117	Cable length: 70cm	370g max.	SCY-CN070
And The State of t	PARTYUR COMME		DC 12V max.	000	SCYM1-ID011
			DC 24V +10%, -15%	220g max.	SCYM1-ID022
	Raput unit		AC 100/110V +10%, -15%		SCYM1-IA101
	Control II/O		AC 200V +10%, -15%	280g max.	SCYM1-IA201
4.4	(C i/O) unit	THE T	Transistor output: DC 52.8V, 500mA	260g max.	SCYM1-OD041
	Outputtin		Triac output: AC 100 to 200V, 1A max.	352g max.	SCYM1-OA201
I/O unit			Relay contact output: AC 250V, DC 24V, 2A max.	370g max.	SCYM1-OC203
	Data I/O		DC 24V +10%, -15%	300g max.	SCYM1-DI021
	(D I/O) with Outside an		DC 24V +10%, -15%, 100mA/point	300g max.	SCYM1-D0021
	High-speed counter I/O unit		BCD 6-digit, reversible, 10kcps max.	670g max.	SCYM1R-CNT20
心。图1990年	AVD conversion inout unit		Input range: +1 to +5V or 4 to 20mA	770g max.	SCYM1R-AD122
	D//A conversion ocupui, unic		Output range: +1 to +5V/4 to 20mA	680g max.	SCYM1R-DA122
	Graphic or	eg amming	Supply voltage: AC 110/120V	121	SCY-CRT10-81E
16.437	gonsole (O	现象为于不同	Supply voltage: AC 220/240V	13kg max.	SCY-CRT10-82E
	CRIT conso cable		Cable length: 2m (for connection between SYSMAC-M1R and SYSMAC-CRT10)	220g max.	SCY-CN200
Peripineral eq	Casserte ini	remage cable	Cable length: 2m (for connection between SYSMAC-M1R/ SYSMAC-CRT10 and cassette tape recorder)	50g max.	SCYPOR-PLG01
and the same of th	RS:2826 n cable	tenface	Cable length: 2m (for connection between SYSMAC- CRT10 and EPSON terminal printer)	220g max.	SCY-CN201
Battery		HALL TO	Lithium battery	20g max.	SCYM1R-BAT80
PROM chip	CANCELLA CONTRACTOR A CONTRACTOR AND A CONTRACTOR	李小龙。	11, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	40.	ROM-F
RAM chip*	The state of the s	17999-158	1k words/chip	10g max.	RAM-F

NOTES: 1. * The SYSMAC-M1R can use a maximum 4k words for programming. In this case, however 4 EPROM or RAM chips are required.
2. For detailed information on the graphic programming console (CRT) Type SCY-CRT10-81E (-82E), please refer to the "USER'S MANUAL (Cat. No. W50-E1) for OMRON Graphic Programming Console Model SYSMAC-CRT10" published under separate cover.



2.2 System Configuration



2.3 Specifications

■ RATINGS

Supply values	AC 110, 120, 220 or 240V, 50/60Hz*
Consume valege	85 to 110% of rated voltage**
Pondi Columbian	110VA max.
lineuleition	$20 M\Omega$ min, at DC 500V (between external terminal and outer casing)
Diserie Signatio	AC 1,500V, 50/60Hz for 1 minute (between external terminal and outer casing)
INDEED IN MUNICIPALITY	1,000Vp-p Rise time: 1nsec; Pulse width: 2µsec
Wibeiren	16.7Hz, 3mm double amplitude, (in X, Y, Z directions, respectively 2 hrs.)
Shock	10G's (in X, Y, Z directions, respectively 3 times)
Aniden +	Operating: 0 to +50°C Storage: -10°C to +70°C
Homnichity	30 to 90% RH (without condensation)
Amosphas	Must be free from corrosive gases
Specie	Module type
Deating *	CPÜ: Ivory white I/O unit: Black
Wereline	See Section 2.1, Available Types.
MOTEC. * Can also	

NOTES:

- * Set the supply voltage selector switch to select the required voltage.
- required voltage.

 ** A momentary power failure of less than 1 cycle is ignored by the programmable controller. If a momentary power failure of 1 to 2 cycle occurs, the power failure condition may or may not be detected by the programmable controller since it is in an unstable area. If a power failure of more than 2 cycle occurs, the programmable controller detects the power failure.

■ CHARACTERISTICS

- CHARACTERIS	1103
Control system	Stored program system
Mathigopytiol elament	LSI, TTL, C-MOS
Puggierninting Systage	Ladder diagram
langda	1 word or 2 words (16 bits/word)
Nemberon	26 kinds
Exerción Hime/word	Average: 15µsec/word
Programming ***	RAM: 4k words EPROM: 4k words
erribari banus Kraustrat di unigini/i	512 points (Relay Nos. 0000 ~ 0777)
and the source of the second o	224 points (Relay Nos. 1000 ~ 1337)
	28 points (Relay Nos. 1340 to 1367, 1374 to 1377)
	 Relay Nos. 1340 to 1347: Output area when FAL instruction is
	executed. Relay Nos. 1350 to 1357, 1360: Result area when ADD/SUB instruction
	is executed. Relay Nos. 1361 to 1363: Result area when CMP instruction is
White of accord	executed. • Relay Nos. 1364, 1366:
をいった。 をいった。 ない。 ない。 ない。 ない。 ない。 ない。 ない。 ない	Normally OFF ● Relay Nos. 1365, 1367: Normally ON
	Relay No. 1374: Turns ON when the battery is abnormal. Poley No. 1375:
	Relay No. 1375: 0.2 sec clock pulse Relay No. 1376:
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 sec clock pulse Relay No. 1377:
Number of	0.1 sec clock pulse 256 points (Relay Nos. 000 to 377)
all manage and and a second and a	128 points (Relay Nos. 000 to 177)
and doughters ** **	Timer: 0 to 99.9 sec Counter: 0 to 999 counts
laurica of sina legajas	256 points (Relay Nos. 000 to 377) 8 bits x 32
ivenion of angle .	8 points (Relay Nos. 0 to 7)
landitoù (Eline) ក្រោយលើប (Eline) ក្រោយលើប (Eline)	Status data of respective latching relays, counters and shift registers before the power failure are retained in the memory.
	 RUN mode CPU failure (Watchdog timer) Battery failure (Rated voltage check) I/O bus failure (I/O bus diagnosis)
initiologie Trientosic	PROGRAM mode (Program check) Coil duplication check END instruction check
	Circuit error check (syntax check) IL/JMP error check Program over check

■ DIAGNOSTIC FUNCTIONS

As the diagnostic functions of the SYSMAC-M1R, checks on the items listed in the following tables are performed in the PROGRAM and RUN modes, respectively.

• PROGRAM mode

ing the more as	Diegresale runemen Thate	— ; Flunction	iselegicon fiselegicon			
	Coil duplication check					
D#0.0#====	END instruction check	Checks the presence of END instruction at the end of the program				
Program check.	Circuit error check	ON				
	IL/JMP error check	Checks if IL-ILC, JMP-JME instructions are being used in pairs.				
	Program over check	Checks if the number of program steps exceeds the memory capacity in Program write or Contact (coil) addition operation.				

RUN mode

Diagnosiji Nem	fauncigon Thijle	ADDRESS	Display	HERVEOR Indhossor	TEX (amelly hidley co (Symetri hidly TRIVIVI T october 2	opersteet (WD) preest ng especify t no 2/A)) OPU induic odepo	Secolal lottemal auxiliany nolay (Ratay No. 1372)
Battery failure*	Rated voltage check					_	ON
CPU failure	Watchdog timer	_	_	ON	OFF	ON	
I/O bus failure	I/O bus diagnosis				UFF	ON	


NOTES: * If the battery is left alone for a week or more without being replaced after the ERROR indicator illuminates, the contents of the program memory will be destroyed. When the battery is to be replaced, be sure to replace it within approx. 5 minutes after turning off the power switch.

^{**} Refer to "8.7 Hints on Use of the externally operated I/O relays."

SYSMAC-M1R


CONTROL I/O (C I/O) UNITS

Input units



NOTES: * The delay time from the application of an input signal until the activation of the output terminal of the unit,


^{**} The delay time from removal of the input signal until the inactivation of the output terminal of the unit.



NOTES: * The delay time from the application of an input signal until the activation of the output terminal of the unit.


** The delay time from removal of the input signal until the inactivation of the output terminal of the unit.

Output units



NOTES:

- * Maximum rating allowable for No. 8 (COM) terminal.
- ** The delay time from the application of an input signal until the activation of the output terminal of the unit.
- *** The delay time from removal of the input signal until the inactivation of the output terminal of the unit.




NOTES: * Maximum rating allowable for No. 8 (COM) terminal.

- ** The delay time from the application of an input signal until the activation of the output terminal of the unit.
- *** The delay time from removal of the input signal until the inactivation of the output terminal of the unit.


SYSMAC-M1R

■ DATA I/O (D I/O) UNITS

Input units



Output unit



SYSMAC-M1R

■ HIGH-SPEED COUNTER I/O UNITS

- Features
- Displays the present count value on the 7-segment LED.
- External and internal signals are isolated by a photocoupler.
- Directly outputs comparison results to the external terminals on the front of the unit. Output signals up to DC 24V 100mA can be driven.
- Both command input and phase differential input can be used as count inputs (selectable by DIP switch settings).
- SYSMAC-M1R can fetch the following status information in addition to the present count value.
 - A coincidence flag
 - · A=
 - · A>
 - · B coincidence flag
 - · B=
 - · B>


Specifications

■ General Specifications
Conform with SYSMAC-M1R.


Ratings


linger signal (Count input) (Reset (aped)	ON level: 6V to 12V OFF level: 0V to 2V
(Vies socialing) Lyderi (Count input))	10kcps
Implificaçõense (Reset (nout))	ON delay: 20msec max. OFF delay: 20msec max.
Unique inecce	Command input or differential input (selectable by DIP switch settings)
Onioni agasi	DC24V 100mA transistor output (open collector)
Owner On Cheep	1.5V max.
Changai distribution	120mA (at 5V)
Watefair and the state of the state of	670g max,

• Internal circuit




External terminal connections






Input Signals Count inputs (CP1 and CP2) and Reset input (RES)





Output Signals
A coincidence flag, A=, A>, B coincidence flag, B= and B>






Input Mode





Phase differential input mode




Output Mode

A and B coincidence flags


These flags are output after the present count value coincides with the values of presetters A and B, respectively, until they are reset by A and B coincidence flag clear commands or Reset signal. (Bold line indicates Add operation and dotted line, Subtract operation.)

-2






These signals are continuously output while the present count value is equal to the values of presetters A and B, respectively. (Bold line indicates Add operation and dotted line, Subtract operation.)



+2

A> and B>
These signals are continuously output while the present count value is greater than the values of presetter A and B, respectively.
(Both in ADD and SUBTRACT operations)




■ A/D CONVERSION INPUT UNIT

- Features
- Analog input level display with two 12-split bargraph type LEDs.
- Analog and digital signals are isolated by a photocoupler.
- Converted signals are BCD coded to facilitate arithmetic operations.
- Specifications
- General Specifications Conform with SYSMAC-M1R.
- Ratings


- Hallings	·
Îlăpie renge	Voltage input: +1 to +5V Current input: 4 to 20mA
On pro code	3-digit BCD code
lassitation	1/1,000
Assourcedy	±3% max. of full scale (at 25° C)
Tone, coefficien	±200PM/°C
liajassi hängasekssee	Voltage input: $1M\Omega$ min. Current input: 250Ω
Mes, perconstitus a reve	+15V, —15V
- Gornardon angele	Integration
(Cientyeneltern tillage)	15msec max. (in A/D conversion circuit* only)
માં માર્યક હોલામાલો :	2 channels
Disiplay, V. D	2 bargraph LEDs
િલ્લાનાં દ્વારોક્સેલા	0.6A (at 5V)
Vogić, i	770g max.


Internal circuit



SYSMAC-M1R

External terminal connections






NOTES:

- 2-conductor twisted, shielded cable should be used for wiring. This
 cable should be kept separated from other power lines, signal
 lines, etc. Shielded cable sheath should be grounded.
- Current input is recommended if a considerable length of wiring is involved.
- 3. Pay attention to the polarity of input signals.

In case of voltage input, it is unnecessary to short-circuit pins 4 and 5 for IN A and pins 13 and 14 for IN B. In case of current input, short-circuit these pins. In the above connection diagram, IN A is used for voltage input and IN B for current input.

Bargraph LED display

The level of an analog signal input is displayed for each channel using a 12-split bargraph type LED. The bargraph display represents the approximate input level which serves for your reference only. The illuminating state of the LED display is shown on the right. All bargraphs are extinguished at the minimum level of +1V or 4mA and are illuminated at the maximum level of +5V or 20mA.




■ D/A CONVERSION OUTPUT UNIT

- **Features**
- Analog output level display with two 12-split bargraph type LEDs.
- Analog and digital signals are isolated by a photocoupler. The power supply is isolated by an isolated type DC-DC converter.
- Digital signals for conversion are BCD codes to facilitate arithmetic operations.
- **Specifications**
- General Specifications Conform with SYSMAC-M1R.
- Ratings

Octour refree	Voltage output: +1 to +5V Current output: 4 to 20mA
linguigere	BCD 3-digit code
(Alexaluation)	1/1,000
Accepto	±3% max. of full scale (at 25° C)
Jane Coenideni	±100PPM/°C
(Outpot imedance)	0.5Ω max.
Wax. Cuipui cuveii	15mA (in voltage output)
Conversion time	2msec max.
Ocher Grand * 1	2 channels
Daview	2 bargraph LEDs
Comani chesipation . 😽	1.4A (at 5V)
Wenghi	680g max.

Internal circuit




External terminal connections

	新 .	
Voltage output A (+)	1	Voltage output A (+)
Voltage output A ()	2	Voltage output A (-)
(Vacant)	3	(Vacant)
Current output (+)	4	Current output (+)
Current output ()	5	Current output (-)
(Vacant)	6	(Vacant)
(Vacant)	7	(Vacant)
(Vacant)	8	(Vacant)
(Vacant)	9	(Vacant)
Voltage output B (+)	10	Voltage output B (+)
Voltage output B (-)	11	Voltage output B ()
(Vacant)	12	(Vacant)
Current output (+)	13	Current output (+)
Current output (—)	14	Current output (-)
(Vacant)	15	(Vacant)
(Vacant)	16	(Vacant)
(Vacant)	17	(Vacant)
(Vacant)	18	(Vacant)
(Vacant)	19	(Vacant).
(Vacant)	20	(Vacant)





- 2-conductor twisted, shielded cable must be used for wiring. This cable should be kept separated from other power lines and signal
- Pay attention to the polarity of output signals.

 Current output is recommended if a considerable length of wiring is involved.
- Output mode Voltage Output




Current Output





Bargraph LED display

The level of an analog signal output is displayed for each channel using a 12-split bargraph type LED. The bargraph display represents the approximate output level for your reference only. The illuminating state of the LED display is as shown below.




All bargraphs are extinguished at the minimum level of +1V or 4mA and are illuminated at the maximum level of +5V or 20mA.

2.4 Dimensions


CPU rack


Expansion I/O rack




2.5 Names of Respective Parts

• CPU rack








3. Assignment of Relay Numbers

Relay numbers correspond to the data memory areas and the operating state (ON/OFF) of each relay is stored in the corresponding memory area.

The method of assigning relay numbers used for the SYSMAC-M1R is as follows.

3.1 List of Relay Numbers




Special auxiliary relay area

Neme Sympol			4 14 74 13 16 14 14					Relay	elubre los	Jir.		is not the				14.26 P
i jejotinis.	000	010	020	030	040	050	060	070	100	110	120	130	140	150	160	170
Control of the state of the state of	001	011	021	031	041	051	061	071	101	111	121	131	141	151	161	171
	002	012	022	032	042	052	062	072	102	112	122	132	142	152	162	172
Timer TIM	003	013	023	033	043	053	063	073	103	113	123	133	143	153	163.	173
and 128 FONTER	.004	014	024	034	044	054	064	074	104	114	124	134	144	154	164	174
Application in the control of the co	005	015	025	035	045	055	065	075	105	115	125	135	145	155	165	175
Logical Control of the Control of th	006	016	026	036	046	056	066	076	106	116	126	136	146	156	166	176
	007	017	027	037	047	057	067	077	107	117	127	137	147	157	167	177
	000	010	020	030	040	050	060	070	100	110	120	130	140	150	160	170
	001	011	021	031	041	051	061	071	101	111	121	131	141	151	161	171
	002	012	022	032	042	052	062	072	102	112	122	132	142	152	162	172
	003	013	023	033	043	053	063	073	103	113	123	133	143	153	163	173
	004	014	024	034	044	054	064	074	104	114	124	134	144	154	164	174
Leading and the second of the	005	015	025	035	045	055	065	075	105	115	125	135	145	155	165	175
	006	016	026	036	046	056	066	076	. 106	116	126	136	146	156	166	176
Latchine 256 KR	007	017	027	037	047	057	067	077	.107	117	127	137	147	157	167	177
relay 250 City	200	210	220	230	240	250	260	270	300	310	320	330	340	350	360	370
	201	211	221	231	241	251	261	271	301	311	321	331	341	351	361	371
Park Park Bullians	202	212	222	232	242	252	262	272	302	312	322	332	342	352	362	372
and the supplemental and the	203	213	223	233	243	253	263	273	303	313	323	333	343	353	363	373
	204	214	224	234	244	254	264	274	304	314	324	334	344	354	364	374
DOMEST POPULATION	205	215	225	235	245	255	265	275	305	315	325	335	345	355	365	375
	206	216	226	236	246	256	266	276	306	316	326	336	346	356	366	376
A Committee of the Comm	207	217	227	237	247	257	267	277	307	317	327	337	347	357	367	377
Legis man su gorinanten de management de la companya de la company	000	010	020	030	040	050	060	070	100	110	120	130	140	150	160	170
	001	011	021	031	041	051	061	071	101	111	121	131	141	151	161	171
Beautiful factor of the supplier of the suppli	002	012	022	032	042	052	062	072	102	112	122	132	142	152	162	172
	003	013	023	033	043	053	063	073	103	113	123	133	143	153	163	173
was the transfer of the second of the second of the	004	014	024	034	044	054	064	074	104	114	124	. 134	144	154	164	174
A Commence of the second	005	015	025	035	045	055	065	075	105	115	125	135	145	155	165	175
Sprift Shrift	006	016	026	036	046	056	066	076	106	116	126	136	146	156	166	176
Sala Sidas Sir	007	017	027	037	047	057	067	077	107	117	127	137	147	157	167	177
	200	210	220	230	240	250	260	270	300	310	320	330	340	350	360	370
	201	211	221	231	241	251	261	271	301	311	321	331	341	351	361	371
	202	212	222	232	242	252	262	272	302	312	322	332	342	352	362	372
	203	213	223	233	243	253	263	273	303	313	323	333	343	353	363	373
	204	214	, 224	234	244	254	264	274	304	314	324	334	344	354	364	374
ego-jugadente eta eraki et	205	215	225	235	245	255	265	275	305	315	325	335	345	355	365	375
The second secon	206	216	226	236	246	256	266	276	306	316	326	336	346	356	366	376
sales and the sales of the sale	207	217	227	237	247	257	267	277	307	317	327	337	347	357	367	377
Temporary memory 8 TR relay	0	1	2	3	4	5	6	7								

Marie Mo. or Swinted	Relay	Nagar.	Desembyon:
Commission of the second secon	1340	2º `)	於華華之人不可以與其一一一一一一一一一一一一一一一一一一一一一一一一一一一一一一一一一一一一
The Control of the Co	1340	21	X10°
	1342	$\left \begin{array}{c}2\\2^2\end{array}\right $	(Low-order
	1343	23	digit)
	1344	20)	The FAL NO. (00~99) when the Diagnostic (FAL) instruction is executed, is output in BCD to each of relay Nos. 1340 to 1347.
	1345	21	X10 ¹
	1346	22	(High-order
	1347	23	digit)
	1350	20)	
1000 1000 1000 1000 1000 1000 1000 100	1351	21	X10°
	1352	22 }	(Low-order
Signal Signal	1353	2³ ∫	digit) The calculation result when the Add (+) or Subtract (-) instruction
relay and the second	1354	2⁰)	is executed, is output in BCD to each of relay Nos. 1350 to 1357.
	1355	21	X10 ¹
	1356	2² ((High-order
	1357	23 🕽	digit)
	1360		This relay turns ON if there is a carry in the result when the Addition (+) instruction is executed. This relay also turns ON if there is a borrow in the result when the Subtraction (-) instruction is executed.
	1361		This relay turns ON if the result when the compare (CMP) instruction is executed, is less than (<).
	1362		This relay turns ON if the result when the compare (CMP) instruction is executed, is equal (=).
	1363		This relay turns ON if the result when the compare (CMP) instruction is executed, is more than (>).
AND THE PROPERTY OF THE PROPER	1364		This relay is normally OFF.
	1365		This relay is normally ON.
	1366		This relay is normally OFF.
了了多次。第一次第二章 的	1367		This relay is normally ON.
	1370	-	These 4 relays are not used. Note that the "1" or "0" state of these relays is not clear.
SOLE SALES FRANCES	1371	,	However, when the MOV instruction is executed, the 8-bit contents of the relay Nos. 1370 to 1377 will be transferred.
	1372		
	1373		
POST POST POST	1374		This relay turns ON when the battery is abnormal.
	1375		This relay is used to generate 0.2sec clock pulse.
	1376		This relay is used to generate 1sec clock pulse.
在第4点。29年底,1984年	1377		This relay is used to generate 0.1sec clock pulse.

3.2 Determination of I/O Relay Numbers


- 1. In a sequence circuit diagram which is generally known, a sequence circuit is drawn with input/output devices included in the sequence circuit. With the SYSMAC, however, the sequence circuit is configured in such a form that input/output devices will be once accepted by I/O units. For this reason, it is necessary to determine the locations where I/O units are to be inserted into the CPU rack or the expansion I/O rack for each I/O device and the I/O terminals to which I/O devices are to be connected.
- 2. The ladder diagrams of the SYSMAC-M1R require the relay numbers corresponding to the I/O devices. The relay numbers are determined by the mounting locations of the respective I/O units in the CPU rack or expansion I/O rack to which I/O devices are to be connected and the connecting terminals of the I/O units. Each of these relay numbers must be used for ladder diagrams and programming.




When the CPU rack and expansion I/O racks are connected, I/O relay numbers are assigned as follows.

NOTES:

- The mounting locations of I/O units in the CPU rack or the I/O rack are free. However, the CPU judges whether the unit located in an input unit or an output unit.
- The relay number of the unit location to which no I/O unit is inserted can be used as an internal auxiliary relay number.
- The relay number of the unit location to which an input unit is inserted cannot be used as an internal auxiliary relay number.
- The relay number of the unit location to which an output unit is inserted but no output device is connected, can be used as an internal auxiliary relay. (However, the output relay will turn ON/OFF.)




General sequence circuit



Ladder diagram of SYSMAC M1R-CPU80 series

 PB1 and LS1 are connected to the input unit while SOL1 is connected to the output unit. R1 employs an internal auxiliary relay (1000). In this case SOL1 may be connected directly to the output unit without using the internal auxiliary relay.

• When C I/O units alone are used.




● When D I/O units alone are used

	CRT											
		0~3 ch	4~7 ch	0~3 ch	4~7 ch	0~3 ch	4~7 ch	0~3 ch	4~7 . ch	_		
		0000	0040 0047	0100	0140 0147	0200 0207	0240 0247	0300 0307	0340 0347			
`		0010	0050 0057	0110	0150 0157	0210 0217	0250 0257	0310	0350 0357			
	CI/0 OFF DI/0	0020	0060	0120 0127	0160 0167	0220	0260	0320	0360 0367			
	0 0 G	0030	0070	0130 0137	0170 0177	0230	0270	0330	0370 0377		0	
	-											
	Input	0~3 ch	4∼7 ch	0~3 ch	4~7 ch	0~3 ch	4~7 ch	0~3 ch	4~7 ch			
		0400 0407	0440 0447	0500 0507	0540 0547	0600 0607	0640 0647	0700 0707	0740 0747	1		*.
in '	Output	0410 0417	0450 0457	0510 0517	0550 0557	0610 0617	0650 0657	0710 0717	0750 0757			
	CI/0 DI/0	0420 0427	0460 0467	0520 0527	0560 0567	0620 0627	0660 0667	0720 0727	0760 0767			
		0430 0437	0470 0477	0530 0537	0570 0577	0630 0637	0670 0677	0730 0737	0770 0777			

Expansion I/O rack

CPU rack

When C I/O units and D I/O units are used.



NOTE: The respective expansion I/O racks containing C I/O and D I/O units may be connected in any order to the CPU rack or expansion I/O rack in the preceding stage.

- 4. For each of the CPU rack and expansion I/O racks, it is required to specify whether C I/O units or D I/O units are used, by means of the C I/O, D I/O selector switch.
- C I/O, D I/O selector switch on CPU rack



C I/O selection:

Set the selector switch to the "C I/O" position when C I/O units are used in the I/O unit section of the CPU rack. I/O relay numbers are automatically assigned to 0000 to 0077 (64 points).

D I/O selection:

Set the selector switch to the "D I/O" position when D I/O units are used in the I/O unit section of the CPU rack. I/O relay numbers are automatically assigned to 0000 to 0377 (256 points).

OFF selection:

Set the selector switch to the "OFF" position when the I/O unit section of the CPU rack is not used. I/O relay numbers will not be assigned and the I/O relay numbers of the expansion I/O rack which is connected next to the CPU rack will start from "0000."

C I/O, D I/O selector switch on each expansion I/O rack



C I/O selection:

Set the selector switch to the "C I/O" position when C I/O units are used in the expansion I/O rack. I/O relay numbers will be 64 consecutive numbers following the last number used for the CPU rack or expansion I/O rack in the preceding stage.

For example, if the relay numbers are used up to 0177, the relay numbers assigned to the C I/O units are 0200 to 0277 (for 64 points).


D I/O selection:

Set the selector switch to the "D I/O" position when D I/O units are used in the expansion I/O rack. I/O relay numbers will be 256 consecutive numbers following the last number used for the CPU rack or expansion I/O rack in the preceding stage.

For example, if the relay numbers are used up to 0177, the relay numbers assigned to the D I/O units are 0200 to 0577 (for 256 points).


5. If C I/O units are mounted in the CPU rack and expansion I/O rack which have been set to "D I/O", only the 8 points of the I/O relay numbers at the top of the D I/O base unit will operate. The remaining 24 points may be used as internal auxiliary relays.

For example, when C I/O units are mounted on the D I/O base unit as shown below, I/O relay numbers will operate as 0400 to 0407, 0440 to 0447, 0500 to 0507, 0540 to 0547, 0600 to 0607, 0640 to 0647, 0700 to 0707, and 0740 to 0747, respectively and the remaining numbers 0410 to 0437, 0450 to 0477, 0510 to 0537, 0550 to 0577, 0610 to 0637, 0650 to 0677, 0710 to 0737, and 0750 to 0777 may be used as internal auxiliary relays.



SVSMAC-M1P


 When D I/O units are mounted in the CPU rack or expansion I/O rack which has been set to "C I/O", I/O relay numbers will be as shown below.




NOTE: In the above figure, the D I/O terminals enclosed in a box () must be wired for each channel.

7. When high-speed counter I/O units are to be mounted on the CPU rack or expansion I/O rack, set the C I/O, D I/O selector switch to the "D I/O" position. One high-speed counter I/O unit requires a mounting space for 2 D I/O units (i.e., for 8 channels).


When mounting the high-speed counter I/O units, use mounting positions only in the following combinations: Mounting position numbers 0 and 1, 2 and 3, 4 and 5, or 6 and 7. For example, the combination of mounting position numbers 5 and 6 cannot be used.





NOTES:

- For example, when a high-speed counter I/O unit is mounted in the positions marked _____ on the CPU rack, the digits "xx" indicated in NOTE 2 below will become "00".
- Channels xx0 to xx3 are for output, while channels xx4 to xx7 are for input.



SYSMAC-M1R

- Signal description
- Set value (xx00 to xx27) (CPU to CNT20)
 This signal serves as data to be preset in the presetter whichever "A preset (xx31)" or "B preset (xx34)" is ON.
- A preset (xx31) (CPU to CNT20)
 After this signal is turned ON at the preset gate of presetter A, a set value is transferred. This signal turns OFF after the transfer of the set value.
- B preset (xx34) (CPU to CNT20)
 After this signal is turned OFF at the preset gate of presetter B, a set value is transferred. This signal turns OFF after the transfer of the set value.
- A coincidence flag clear (xx30) (CPU to CNT20)
 A coincidence flag is cleared when this signal is turned ON.
- B coincidence flag clear (xx33) (CPU to CNT20)
 B coincidence flag is cleared when this signal is turned ON.
- Reset (xx32) (CPU to CNT20)
 The counter and A and B coincidence flags are being reset while this signal is ON. (This signal is ORed with external reset input signal RES.)
- Current value (xx40 to xx67) (CNT20 to CPU)
 This signal represents the present count value. This data is always fetched into the CPU starting from the least significant digit.
 - An error may result if the data is fetched starting from the most significant digit.
- A coincidence flag (xx70) (CNT20 to CPU)
 This flag is set when the present count value coincides with the value of presetter A. This flag is reset by A coincidence flag clear signal or Reset signal.
- B coincidence flag (xx73) (CNT20 to CPU)
 This flag is set when the present count value coincides with the value of presetter B. This flag is reset by B coincidence flag clear signal or Reset signal.
- A= (xx71) (CNT20 to CPU)
 This signal is continuously output while the present count value is equal to the value of presetter A.
 (This signal may not be fetched into the CPU while counting at high speeds.)
- B= (xx74) (CNT20 to CPU)
 This signal is continuously output while the present count value is equal to the value of presetter B.
 (This signal may not be fetched into the CPU while counting at high speeds.)
- A> (xx72) (CNT20 to CPU)
 This signal is continuously output while the present count value is greater than the value of presetter A.
- B> (xx75) (CNT20 to CPU)
 This signal is continuously output while the present count value is greater than the value of presetter B.
- CP1 Input (See NOTES below.)
 This signal is used as a count input signal in command input mode. In phase differential input mode, this signal becomes an input 90° advanced in phase to CP2 in up counting.


- CP2 Input (See NOTES below.)
 This signal is used as up (add)/down (subtract) mode select signal in command input mode.
- RES input
 An input signal to reset the counter and A and B coincidence flags.

NOTES: 1. DIP switch setting

The 4-pin DIP switch must be set as follows according to the input mode of CP1 or CP2.

DIP		· · · · · · · · · · · · · · · · · · ·	Me.	
[a0e(9	# (1) * 44	* 2***	(0,0)	有料原料 素
Piese chile ential)	ON	OFF	OFF	OFF
Commining	OFF	ON	OFF	OFF

2. DIP switch location



3. Shielded cable should be used for input signals.

8. When A/D conversion units are to be mounted on the CPU rack or expansion I/O rack, set the C I/O, D I/O selector switch to the "D I/O" position. One A/D conversion unit requires a mounting space for 2 D I/O units (i.e., for 8 channels).

When mounting the A/D conversion units, use mounting positions only in the following combinations: Mounting position numbers 0 and 1, 2 and 3, 4 and 5, or 6 and 7. For example, the combination of mounting position numbers 5 and 6 cannot be used.

If even-numbered position No. > odd-numbered position No., the unit cannot be inserted.

If even-numbered position No. < odd-numbered position No., the unit can be inserted.

Set the selector switch to "D I/O" position.

INA					IN B				
Address					Addres	s	Signal name		
Cha	nnel	Bit	Signal name	Channel Bit					
ХX	0	0	1	ХX	4	0	1 †		
		1	2 x10°			1	2 x10°		
		2	4 10			2	4 10		
		3	8—			3	8 —		
		4	1 —			4	1		
		5	2 x10 ¹			5	2 x10 ¹		
		6	4 ×10 ×			6	4 10 6		
		7	8 data			7	8 — 8		
	1	0	1 Sigital data A		5	0	2 1 1 1 1 1 1 1 1 1 1		
		1	2 x10 ²			1 -	2 x10 ²		
		2	4			2	4 710		
		3	8—			3	8 —		
		4	Over A			4	Over B		
		5				5			
		6				6			
		7	•			7	*		
	2	0	End A		6	0	End B		
		1	\			1	l,		
		2				2			
		3				3			
		4	Not used.			4	Not used.		
		5				5			
		6	J		1	6			
		7				7			
	3	0	Start A		7	D	Start B		
		1				1	i,		
ļ		2				2			
		3		l		3			
		4	Not used.			4	Not used.		
		5				5			
		6	IJ			6	J		
		7	<u> </u>	<u> </u>		7	ĺ		

- Signal description
- Digital Data A and B

These signals are 3-digit BCD signals from A/D converters A and B, respectively.


Either signal is in the latched state after the output of End A or B signal until the next Start A or B signal is applied.

Start A and B

These signals are used to start A/D converters A and B, respectively.

End A and B

These signals indicate the end of operation by the respective A/D converters. Digital data A or B is fetched into the CPU after confirming End A or B signal. Either signal is reset by the next Start A or B signal.




Over A and B

Over A or B signal is set if the voltage or current input exceeds 5V or 20mA, respectively. Linearity is not compensated at inputs exceeding these values.


NOTES:


- For example, when an A/D conversion unit is mounted in the positions marked on the CPU rack, the digits "xx" indicated in NOTE 2 below will become "00".
- 2. Channels xx0 to xx3 are for IN A, while channels xx4 to xx7 are for IN B



SYSMAC-M1R

- When D/A conversion units are to be mounted on the CPU rack or expansion I/O rack, set the C I/O, D I/O selector switch to the "D I/O" position. One D/A conversion unit requires a mounting space for 2 D I/O units (i.e., for 8 channels).
 - When mounting D/A conversion units, use mounting positions only in the following combinations: Mounting position numbers 0 and 1, 2 and 3, 4 and 5, or 6 and 7. For example, the combination of mounting position numbers 5 and 6 cannot be used.






Signal description

Digital Data A. B

This is a 3-digit BCD signal for D/A conversion. Output of each digit must always start with a low-order digit. If the digit output sequence is reversed, correct data output cannot be guaranteed.

NOTES:

- For example, when a D/A conversion unit is mounted in the positions marked on the CPU rack, the digits "xx" indicated in NOTE 2 below will become "00".
- Channels xx0 to xx3 are for IN A, while channels xx4 to xx7 are for IN B.



3.3 Determination of Internal Auxiliary Relay Numbers

The SYSMAC-M1R has 224 internal auxiliary relays which are used for internal data transfer in sequence circuits. They are independent of I/O devices in sequence. Since the internal auxiliary relays are the data memories incorporated in the CPU, no I/O unit is required to be mounted.

- Relay numbers 1000 to 1337 may not necessarily be assigned consecutively.
- Relay coil numbers cannot be used in duplication within the same program. However, the number of relay contacts is not limited for use.
- If more than 224 internal auxiliary relays are required, I/O relay numbers to which no I/O unit is connected may be used. When an output unit to which no output device is connected is mounted, its output relay numbers may also be used as internal auxiliary relays.

3.4 Determination of Special Auxiliary Relay

28 special auxiliary relays are provided. These relays are sort of internal auxiliary relays which operate and release according to the internal conditions controlled by hardware and are independent of the I/O devices in sequence.

Relay Nos. 1340 to 1347:

The FAL No. (00 to 99) when the Diagnostic (FAL) instruction is executed is output in BCD to each of relay numbers 1340 to 1347. If these relays are to be reset, executed the FAL00 instruction and the logical state of all the relays becomes "0."

Γ	1347	1346	1345	1344	1343	1342	1341	1340
	2³	2 ²	21	2⁰	2³	2 ²	2 ¹ .	2⁰
_	×10)¹ High-	order di	gits	x1	0º Low	order d	igits

Relay Nos. 1350 to 1357:

These relays output the calculation result when Add (+) or Subtract (—) instruction is executed, in BCD to each of relay numbers 1350 to 1357. The output status of each relay is held until the next arithmetic operation instruction is executed.

1357	1356	1355	1354	1353	1352	1351	1350
2 ³	2 ²	· 2¹	2⁰ _		2 ²	21	· 2°
X10)¹ High	order di	gits	X1	0º Low	order d	igits

Relay No. 1360:

This relay operates (ON) if a carry exists in the result when the Add (+) instruction is executed. This relay also operates if a borrow exists in the result when the Subtract (—) instruction is executed. When the next arithmetic operation instruction is executed, the logical state of the relay changes. The relay releases (OFF) when the END instruction is executed.

Relay Nos. 1361 to 1363:

These relays output the result when the Compare (CMP) instruction is executed.

Relay No. 1361 operates if the result is less than (<).

Relay No. 1362 operates when the result is equal (=).

Relay No. 1363 operates when the result is more than (>).

The logical state of each relay changes when the next Compare instruction is executed. These relays release when the END instruction is executed.

Relay Nos. 1364 and 1366:

These relays are normally in the OFF state.

Relay Nos. 1365 and 1367:

These relays are normally in the ON state.

Relay No. 1374:


This relay operates when a battery failure occurs and releases when the battery is returned to normal. When this relay operates, the ERROR indicator on the front panel of the CPU illuminates. If the BAT FAULT signal is desired to be transmitted externally, prepare and program a circuit using the contacts of this relay.

Relay No. 1375:

This relay is used to generate 0.2sec clock. When used in combination with a counter, it functions as a timer for memory retention during a power failure and as a long-time timer.


Relay No. 1376:

This relay is used to generate 1sec clock. When used in combination with a counter, it functions as a timer for memory retention during a power failure and as a long-time timer. The relay output can also be used as a flicker signal.



Relay No. 1377:

This relay is used to generate 0.1 sec clock. When used in combination with a counter, it functions as a timer for memory retention during a power failure.



NOTES:


- The ON time of 0.1sec clock is 50msec. Therefore, note that if the program execution time is prolonged, the CPU may fail to read the clock.
- If the program capacity exceeds 2k words, be sure to use 0.2sec clock.

SYSMAC-M1R

3.5 Determination of Latching Relay Numbers

The SYSMAC-M1R has 256 latching relays whose operating states before a power failure can be retained in the memory. Since the operating states of these relays are stored in the memory, all their outputs at the time of the power failure are turned off, but the relays will return to the state before the power failure when power is applied again.


- Relay numbers 000 ~ 377 may not necessarily be assigned consecutively.
- When using a latching relay, the letters "KR" must be prefixed to the relay number. (ex. KR020)
- Relay coil numbers cannot be used in duplication.
 However, the number of relay contacts is not limited.
- When set and reset input signals are applied simultaneously, the reset input signal takes precedence over the set input signal.
- These relay outputs cannot be transmitted directly to an output terminal. If any of the relay outputs is desired to be transmitted externally, prepare and program a circuit so that the relay output is transmitted externally through an output relay.



3.6 Determination of Timer/Counter Numbers

The SYSMAC-M1R has 128 timers and counters which are used for timer/counter numbers in programming.

- Timer/counter numbers 000 ~ 177 are shared by both timers and counters. Therefore, a number already assigned to a timer cannot be used for any other counter.
- The same number will be used for both the coil and contact numbers of a timer or counter. To distinguish timer/counter contact numbers from input relay numbers, shift register and latching relay numbers, the letters "TIM" or "CNT" must be prefixed to each timer/ counter contact number (e.g., TIM000, CNT001).



3.7 Determination of Temporary Memory Relay Numbers


The SYSMAC-M1R has 8 temporary memory relays which are used when plural outputs exist in a block.

- Relay numbers 0 ~ 7 may not necessarily be assigned consecutively.
- Temporary memory relay coil numbers cannot be used in duplication within the same block. With two or more blocks, they can be used in duplication.


 When using a temporary memory relay, the letters "TR" must be prefixed to the relay number (e.g., TR0).

3.8 Determination of Shift Register Numbers

The SYSMAC-M1R has 32 shift registers (each consisting of 8 bits). With SR (Shift Register) instructions, the low-order digit always becomes "0" (000, 010, 020, 030, 040, 050, 060, 070, 100, 110, 120, 130, 140, 150, 160, 170, 200, 210, 220, 230, 240, 250, 260, 270, 300, 310, 320, 330, 340, 350, 360, 370). These instructions can be increased or decreased in units of 8 bits. The low-order digit of each bit becomes $0 \sim 7$.



- Relay numbers 000 ~ 370 may not necessarily be assigned consecutively.
- Be sure to satisfy the condition; Start No. ≤ End No.
- Shift register coil numbers cannot be used in duplication.
 However, the number of contacts is not limited.
- When set and reset input signals are applied simultaneously, the reset input signal takes precedence over the set input signal.
- The shift register outputs cannot be transmitted directly to an output terminal. If any of the outputs is desired to be transmitted externally, prepare and program a circuit so that the output is transmitted externally through an output relay.
- Shift registers can also be used as auxiliary relays when used with an OUT instruction.



 When using a shift register, the letters "SR" must be prefixed to the relay number (e.g., SR001).

4. Instruction Words

4.1 List of Instructions

	List Or Histru				
(Nijo)	instrucțion	Symbol	Function	Model Hereffe	Pale
1	LOAD	LD HF	Logical start operation.	1W	
2	LOAD NOT	LD NOT	Logical NOT start operation.	1W	Input/output relays 0000~0777 Internal auxiliary relays 1000~1337
3	AND	AND H-	Logical AND operation.	1W	Special auxiliary relays 1340~1367 1374~1377 Timers/counters 000~ 177
4	AND NOT	AND NOT	Logical AND NOT operation.	1W	Latching relays 000∼ 377 Shift registers 000∼ 377 Temporary memory relays 0∼ 7 (Only LOAD instruction can be used
5	OR	OR -L ¹	Logical OR operation.	1W	for temporary memory relays.)
6	OR NOT	OR NOT	Logical OR NOT operation.	1W ·	
7	AND LOAD	AND LD	Logical AND operation with the previous condition.	1W	_
8	OR LOAD	OR LD	Logical OR operation with the previous condition.	1W	
9	OUT	OJ OJ	Outputs the result of a logical operation to the specified output relay, internal auxiliary relay, latching relay or shift register.	1W	Input/output relays 0000~0777 Internal auxiliary relays 1000~1337 Latching relays 1360
10	OUT NOT	OUT NOT	Inverts the results of a logical operation and then outputs them to the specified output relay, internal auxiliary relay, latching relay or shift register.	1W	Shift registers 000∼ 377. Temporary memory relays 0∼ 7. (Only OUT instruction can be used for temporary memory relays.)
11	TIMER	TIM	On-delay timer operation.	2W	Timers/counters 000∼ 177
12	COUNTER	CNT	Down counter operation.	2W	7,110,0,000
13	LATCHING RELAY	KR	Latching relay operation.	1W	Latching relays 000~ 377
14	SHIFT REGISTER	SR	Shift register operation.	2W	Shift registers 000~ 377
15	INTERLOCK	FUNC IL	Causes all the relay coils between this instruc- tion and the LC instruction to be reset or not reset according to the result immediately before this instruction.	1W	
16	INTERLOCK CLEAR	FUNC ILC	Clears the IL instruction.	· 1W	
17	JUMP	FUNC JMP	Causes all the contents of a program between this instruction and the JME instruction to be ignored or executed according to the result immediately before this instruction.	1W	<u>-</u>
18	JUMP END	FUNC JME	Clears the JMP instruction.	1W	
19	MOVE (MOV)	FUNC MOV	Transfers data between I/Os.	2W	1st word 2nd word 000~137 000~133 KR00~37 KR00~37 SR 00~99 SR 00~37
20	MOVE NOT (MOV NOT)	FUNC MOV NOT	Inverts and transfers data between I/Os.	2W	*00~**99 TIM, CTN 000~132 000~177 KR00~36 SR 00~36


JN6.	Interfrence in	Symbol	JPuntaron	Word a langth	David when the David we have the
21	COMPARE (CMP)	FUNC CMP	Compares data between I/Os.	2W	1st word 2nd word 000~135 000~135 KR00~37 KR00~37 SR 00~37 SR 00~37 **00~**99
22	ADD (ADD)	FUNC +	Adds data between I/Os.	2W	1st word 2nd word 000~134
23	SUBTRACT (SUB)	FUNC	Subtracts data between I/Os.	2W	KR00~37 KR00~37 SR 00~37 SR 00~37 *00~*99
24	DIAGNOSTIC (FAL)	FUNC FAL	Indicates the type of failure or abnormal mode.	1W	00~99
25	END	FUNC END	The end of a program.	1W	

CAUTION:
The key must be first depressed before executing any of the instructions numbered 15 through 25 in the above list.

4.2 Explanation of Instruction Words

■ LOAD (LD) & OUTPUT (OUT) INSTRUCTIONS

If each logic line starts with an NO contact, use the LD instruction. Use the OUT instruction for a relay coil.



Coding


/Addinas	0? * *	്മുണ്ട്.
0000	LD	0000
0001	OUT	0050

Contents of Registers


in in	. S= -
0000 —I—	
0000	

Operation of each register


The LD instruction causes the content (ON or OFF state) of the specified relay number to be stored into the RESULT REGISTER (hereafter referred to as "R register"). It also causes the previous result in the R register to be transferred to the STACK REGISTER (hereafter referred to as "S register").



The OUT instruction causes the content of the R register to be output to the specified relay number. In this case, the content of the R register will remain unchanged.




 Bus bar of a different phase is not required to be programmed.



Connection to the bus bar of a different phase (part (a)) is accomplished automatically by programming an OUT instruction.

Consecutive OUT instructions


If the OUT instruction is followed by another OUT instruction, this condition is regarded as a circuit error during the program check. However, each output relay operates normally.



GA OP GAR	Date
LD	0000
OUT	0050
OUT	0051
:	:

■ LOAD NOT (LD·NOT) & OUTPUT NOT (OUT·NOT) INSTRUCTIONS

If each logic line starts with an NC contact, use the LD-NOT instruction in place of the LD instruction. Use the OUT-NOT instruction to invert the output condition.



Coding


Address	40P	(Dete *
0000	LD·NOT	0000
0001	OUT-NOT	0050

Contents of Registers

į (r)	S
0000 	
0000 — JF	

Operation of each register


The LD-NOT instruction causes the content of the specified relay number to be inverted and then stored into the R register.




The OUT-NOT instruction causes the content of the R register to be inverted and then output to the specified relay number. In this case, the content of the R register will remain unchanged.



Application of OUT NOT instruction




Use of OUT-NOT instruction between IL and ILC instructions



Note that relay 0050 operates when the 1L condition (0000 is OFF.

■ AND INSTRUCTION

NO contacts in series are processed by the AND instruction.




Coding					
Averalicess	e op	Data			
0000	LD	0001			
0001	AND	0002			
0002	OUT	0050			

Contents	n uadizieiz
0001 1	
0001 0002	_
0001 0002	·


Operation of each register

The AND instruction causes the logical AND operation to be performed between the content of the specified relay number and the content of the R register. The result of the logical AND operation will be newly stored in the R register.



Number of contacts

The number of contacts is not limited for use on a logic line. As many NO contacts as required can be connected by means of the AND key.




******	P. DENER
LD	0001
AND	0002
AND	0003
	:

In this case, the contact of the first relay number 0001 is at the start of each logic line. Therefore, the relay contact must be programmed as "LD0001."

■ AND NOT INSTRUCTION

If an NC contact is connected in series, use the AND-NOT instruction in place of the AND instruction.



County		
Welgiscus.	7,002,7	logia i
0000	LD	0001
0001	AND-NOT	0002
0002	OUT	0050

Contents of Registers

0001 —	
0001 0002 	
0001 0002 	


Operation of each register

The AND-NOT instruction causes the content of the specified relay number to be inverted and then ANDed with the content of the R register. The result of the logical AND operation will be newly stored in the R register.



Number of contacts

The number of contacts is not limited for use on a logic line. As many NC contacts as required can be connected in series by means of AND NOT keys.




te de a CODO de sector	*Date
LD	0001
AND-NOT	0002
AND NOT	0003
:	:

In this case, the contact of the first relay number 0001 is at the start of each logic line. Therefore, the relay contact must be programmed as "LD0001."

OR INSTRUCTION

NO contacts in parallel are processed by the OR instruction.



Coding


William Land Land Interes		
0000	LD	0001
0001	OR	0002
0002	OUT	0050

Contents of Registers

衛 老月入安 196.4	Mar Degree
0001	
0001	


Operation of each register

The OR instruction causes the logical OR operation to be performed between the content of the specified relay number and the content of the R register. The result of the logical OR operation will be newly stored in the R register.



Number of contacts

The number of contacts is not limited for use on a logic line. As many NO contacts as required can be connected by means of the [R key.




HIVOP TE	Date.
LD	0001
OR	0002
OR	0003
:	
OUT	0050

In this case, the contact of the first relay number 0001 is at the start of each logic line. Therefore, the relay contact must be programmed as "LD0001."

■ OR NOT INSTRUCTION

If an NC contact is to be connected in parallel, use the OR-NOT instruction in place of the OR instruction.



Coding

County		
/Avillation	● (0P ****	(Dine)
0000	ĽD .	0001
0001	OR NOT	0002
0002	OUT	0050

Couraints o	I Lealigrais
B + :	** 8 % **
0001 0002	
0001	


Operation of each register

The OR·NOT instruction causes the content of the specified relay number to be inverted and then ORed with the content of the R register. The result of the logical OR operation will be newly stored in the R register.



Number of contacts

The number of contacts is not limited for use on a logic line. As many NC contacts as required can be connected by means of OR NOT keys.




TOP:	Dete :
LD	0001
OR NOT	0002
OR-NOT	0003
:	:
OUT	0050

In this case, the contact of the first relay number 0001 is at the start of each logic line. Therefore, the relay contact must be programmed as "LD0001."

AND-LOAD (AND-LD) INSTRUCTION

For inter-block AND operation between two or more blocks, use the AND·LD instruction.



Coding		
Address	**************************************	iDate)
0000	LD	0001
0001	OR	0002
0002	LD*	0003
0003	OR·NOT	0004
0004	AND-LD	
0005	оит	0050

Contents of Registers


COURAGES O	i Wadistais
	\$ * e
0001 	
0001	
0003	0001
0003	0001
0001 0003 0002 0004	
0001 0003 0002 0004	

NOTES:

- Use this instruction as the first instruction for the next block to be ANDed with the
- preceding block.
 Use the AND-LD instruction for series connection of two blocks (blocks a and b).


Operation of each register

- By the LD0001 and OR0002 instructions, the result of the logical OR operation in block a is stored into the R register.
- By the LD0003 instruction in block b, the result of the operation in block a is transferred into the S register, while the result of the logical operation by instructions LD0003 and OR-NOT0004 in block b is stored into the R register.
- AND-LD instruction causes the logical AND operation to be performed between the R register and the S register. The result of the logical AND operation will be newly stored into the R register.



Number of blocks


The number of blocks is not limited for AND LD operation of a logic line. As many blocks as required can be continued for series connection by means of LD ~ AND LD LD keys.



% × (0)? -> '	Design
LD.	0001
OR-NOT	0002
LD-NOT	0003
OR·NOT	0004
AND-LD	_
LD	0005
OR	0006
AND-LD	_ [
•	:
OUT	0050
LD OR AND-LD	0006 - :

■ OR-LOAD (OR-LD) INSTRUCTION

For inter-block OR operation between two or more blocks, use the OR·LOAD instruction.



Coding

County		
Actions	OP 1	Desc
0000	LD	0001
0001	AND	0003
0002	LD*	0002
0003	AND-NOT	0004
0004	OR·LD**	_
0005	OUT	0050

Contents of Registers


	8
0 <u>0</u> 01	
0 <u>00</u> 1 0 <u>00</u> 3	No
0002	0001 0003
0002 0004	0001 00 <u>0</u> 3
0001 0003 0002 0004	· — ·
0001 0003 0002 0004	

NOTES:

- * Use this LD instruction as the first instruction of the next block to be ORed with the preceding block.
- ** Use the OR-LD instruction for parallel connection of two blocks (blocks a and b).


Operation of each register

- By the LD0001 and AND0003 instructions, the result of the logical AND operation in block a is stored into the R register.
- By the LD0002 instruction in block b, the result of the operation in block a is transferred into the S register, while the result of the logical operation by instructions LD0002 and AND-NOT0004 in block b is stored into the R register.
- 3. The OR·LD instruction causes the logical OR operation to be performed between the R register and the S register. The result of the logical OR operation will be newly stored into the R register.



Number of blocks


The number of blocks is not limited for OR·LD operation on a logic line. As many blocks as required can be continued for parallel connection by means of CR CR LD keys.



	1.1
(0)P**	Déta
ĿD	0001
AND-NOT	0002
LD-NOT	0003
AND-NOT	0004
OR LD	_
LD .	0005
AND	0006
OR-LD	_
:	i
OUT	0050

■ TIMER (TIM) INSTRUCTION

The TIM instruction can be used as an ON-delay timer in the same manner as a relay circuit.



Timer input		
Time-up output OUT0050	15.0sec	
Time-up output:		

(Aveletrass)	***(O(P)** ***	(D)ei(e)
0000	LD	0001
0001	AND NOT	0002
0002	TIM	010*
0003		0150*
0004	LD-TIM	010
0005	OUT	0050
0006	LD-NOT- TIM	010
0007	OUT	0051

NOTES:

- * Timer number 000 ~ 177.

 ** Time setting value
 000 ~ 999 x 0.1sec.
- Timer numbers are shared by both timers and counters. Therefore, a number already assigned to a timer cannot be used for any other counter.

Operation of each register

The timer starts when the content of the R register is logical 1 and resets when the content of the R register is logical 0.

Number of contacts

A time-up contact designates the timer number itself. Both NO and NC contacts can be used in the required quantity.

Timer is of decrementing type


The timer is of a decrementing type which produces an output when the present value (time remaining) becomes "000." When the timer input is turned off, the present value of the timer returns to the preset value. The timer output is transmitted externally through an output relay as shown in the above circuit example.

Timer is reset at the time of a power failure

If a power failure occurs, the timer is reset and the present value returns to the preset value. Therefore, if it is required to retain the present value of the timer in the memory, a memory retentive type timer circuit as shown below must be used for programming.

Memory retentive type timer

A circuit to memorize the present value of the timer during a power failure is configured using a combination of clock instruction and counter (CNT) instruction.




	อิกต
LD	0001
AND	1377*
LD	0002
CNT	010
	150

NOTE: * Special auxiliary relav 1377 is for 0.1sec clock.


Consecutive OUT instruction and TIM instruction

The operations of the circuits (1) and (2) below are the same, either of which may be used for programming.



. OP **	. (D)(F)
LD	0001
OUT	0050
TIM	010
	150


When the NO contact 0001 turns ON, output relay 0050 is energized and at the same time timer 010 starts operating.



4 (0)PX 7 3	Dam
LD	0001
TIM	010
	150
OUT	0050

When the NO contact 0001 turns ON, timer 010 starts operating and at the same time, output relay 0050 is energized.

SYSMAC-M1R



NOTE: * This area can be used for other inputs.

- If X00 is specified as the second word of the data, the timer operation will be up after the lapse of 81.4sec set by the external time setting device which is connected to relay Nos. 0000 ~ 0013 as shown above.
- 2. For X□□ designation, X00 to X76 can be used.

X00 → Relay Nos. 0000 ~ 0013

X01 → Relay Nos. 0010 ~ 0023


X76 → Relay Nos. 0760 ~ 0773

3. In the above example, C I/O (input) units are used.

D I/O (input) units can also be used in the same way.

■ COUNTER (CNT) INSTRUCTION

The CNT instruction can be used as a preset counter in the same manner as a relay circuit.



Codina

Reset input

Coding			
Address	OP .	Dota	
0000	LD	0001	
0001	AND-NOT	0002	
0002	LD	0003	
0003	CNT	010	
0004		234	
0005	LD·CNT	010	
0006	OUT	0050	

NOTES:

- A counter program must be entered in the order of a count input circuit, a reset input circuit and a counter coil.
- Counter number 000 ~ 177
 Counter setting value
- 000 ~ 999.

 Counter numbers are shared by both counters and timers. Therefore, a number already assigned to a counter cannot be used for any timer.

Operation of each register

The counter resets when the content of the R register is logical 1 and is enabled to count when the content of the R register is logical 0. A count input is provided from the S register.


Number of contacts

A count-up contact designates the counter number itself. Both NO and NC contacts can be used in the required quantity.

Counter is of decrementing type

The counter is of a decrementing type which produces an output when the count value becomes "000." The present value of the counter returns to the preset value when a reset input is applied. The counter output is transmitted externally through an output relay as shown in the circuit example.


- After the preset count is up, subsequent count inputs are ignored.
- At the leading edge (i.e., from OFF to ON) of a count input signal, the counter decrements the count value by 1.



- When both a count input and a reset input are applied simultaneously, the reset input takes precedence over the count input. Even if the reset input is removed after this, the counter performs no counting operation.
- The present value of the counter is retained in memory during a power failure

If a power failure occurs, the counter is not reset and the present value (i.e., count remaining) of the counter is retained in the memory.

External count setting is also possible.



NOTE: * This area can be used for other inputs.

- 1. If %00 is specified as the second word of the data, the counter operation will be up upon counting the value (814 counts) set by the external count setting device which is connected to the relay Nos. 0000 \sim 0013 as shown above.
- 2. For X□□ designation, X00 to X76 can be used.

X00 → Relay Nos. 0000 ~ 0013.


X01 → Relay Nos. 0010 ~ 0023

*76 → Relay Nos. 0760 ~ 0773

In the above example, C I/O (input) units are used,D I/O (input) units can also be used in the same way.

■ LATCHING RELAY (KR) INSTRUCTION

The KR instruction can be used as a latching relay in the same manner as a relay circuit.



Coding

Contents of Registers

Addres	* * © P	JDEKI 1
0000	LD .	0001
0001	AND	0002
0002	LD	0003
0003	AND	0004
0004	KR*	001

	151 S. 13
0001 ——]}—	· <u></u> ·
0001 0002	
0003	0001 0002
0003 0004	0001 0002
0003 0004 — -	0001 0002

NOTES: * A latching relay program must be entered in the order of a set input circuit, a reset input circuit and a latching relay coil. Use the KR instruction to program a latching relay coil.


Operation of each register

The latching relay operates when the content of the R register is logical 0 and the content of the S register is logical 1. The relay releases when the content of the R register is logical 1.

- When both a set input and a reset input are applied simultaneously, the reset input takes precedence over the set input.
- The content of the latching relay is retained in the memory during a power failure. It continues to be retained until application of a reset input.

■ SHIFT REGISTER (SR) INSTRUCTION


The SR instruction can be used as a serial input shift register.



NOTE: A shift register must be programmed in the order of data input, clock input, reset input and SR.

Coding				
/AGGINESS	[4] O?, e e.	Date /		
0200	LD	0000		
0201	AND NOT	0001		
0202	LD	0002		
0203	LD	0003		
0204	SR	020		
0205		020		
0206	LD-SR	020		
0207	OUT	0050		
0208	LD·SR	021		
0209	OUT	0051		
0210	LD-SR	027		
0211	OUT	0057		

Each SR instruction must be specified in units of 8 bits.
 In the above example, 8 bits from SR020 to SR027 are transferred.




 The 8-bit contents of the shift register (SR020 ~ SR027 in the above example) can be output bit by bit using a LD-SR instruction.



 When a reset input is applied to the shift register, 8 bits are reset all together.

SYSMAC-M1R


Any of the 8 bits can be set or reset by force.



DEFER
0005
0100
0100
0101
. 4
0100
024
0100
0101

With a circuit arranged as shown above, a bit in SR024 can be set forcedly when NO contact 0005 is turned on. To reset the bit in SR024, use an OUT-NOT-SR instruction.

 Shift register exceeding 8 bits. In this case, a shift register circuit can be configured by combining two or more stages of 8-bit shift registers.




Addies	* % (OP	* Diggs
0200	LD .	0000
0201	LD	0001
/ 0202	LD	0002
0203	SR	000
0204		010

The above circuit configuration shows a 16-bit shift register from SR000 to SR017. The data 000 for address 0203 indicates SR bits $000 \sim 007$ and the data 010 for address 0204 indicates SR bits $010 \sim 017$. Accordingly, any shift register configuration is possible by changing each data.

■ INTERLOCK (IL)/INTERLOCK CLEAR (ILC) INSTRUCTIONS

The IL and ILC instructions are used in pairs when branching a circuit to plural OUT instructions.



Coding

(अद्वितिहरू	7 - OP	Deta
0200	• LD (1). (1)	0000
0201	AND	0001
0202	IL.	
0203	LD	0002
0204	AND-NOT	.0003
0205	OUT	0050
0206	LD	0004
0207	OUT	0051
0208	ILC	
0209	LD	0005

NOTE: * When IL and ILC instructions are used in programming, be sure that an LD instruction will always follow the IL and ILC instructions respectively.

Operation of register


The IL instruction causes the content of the R register to be transferred to the interlock flip-flop (ILF). Accordingly, the ILF is set to "0" if the content of the R register is "0" and to "1" if the content of the R register is "1."

The ILC instruction causes the ILF to be set to "1" irrespective of the content of the R register. In other words, when the IL condition is OFF (i.e., when input 0000 or 0001 is OFF), the state of each relay between the IL and ILC instructions is as follows.

Output relay, internal auxiliary relay	OFF
Timer	Reset
Counter, shift register, latching relay	Holds present state

However, when the IL condition is ON, the state of each relay is the same as that in an ordinary relay circuit without IL/ILC instructions.

• IL-ILC error



If IL and ILC instructions are not used in pairs (as in the above example), it is judged as an IL-ILC error during the program check. The operation of the circuit, in this case, will be as programmed, which is shown below.

1 If the condition of ** is OFF, output relays 0050, 0051 and 0052 are all OFF and counter CNT10 retains its present count value.


2) If the conditions of both ** and ** are OFF, the state of each relay is the same as (1).

(3) If the condition of " * is ON and that of " ** is OFF, output relay 0050 turns ON or OFF if input 0001 is ON or OFF and relays 0051 and 0052 are OFF. Counter CNT010 retains its present count value.

4 If the condition of ** is OFF and that of ** is ON, the state of each relay is the same as ① and ②.

■ JUMP (JMP)/JUMP END (JME) INSTRUCTIONS

The JMP instruction is used in conjunction with the JME instruction and causes the contents of a program between this instruction and the JME instruction to be ignored or executed according to the result immediately before this instruction.



Coding

Addinas	(0)	Date
0200	LD	0000
0201	AND	0001
0202	JMP	
0203	LD	0002
0204	AND NOT	0003
0205	OUT	0050
0206	LD	0004
0207	OUT	0051
0206	JME	

Operation of register


If the content of the R register is "0," the program steps between the JMP and JME instructions are not executed. If the content of the R register is "1," the program steps between the two instructions are executed. In other words, when the JMP condition is OFF (i.e., when input 0000 or 0001 is OFF), the state of each relay

Output relay, internal auxiliary relay	Holds present state
Timer	ditto
Counter, shift register	ditto

between the JMP and JME instructions are as follows.

However, if the JMP condition is ON, the state of each relay is the same as that in an ordinary relay circuit without JMP/JME instructions.

JMP-JME error



If JMP and JME instructions are not used in pairs (as in the above example), it is judged as an JMP-JME error during the program check. The operation of the circuit, in this case, will be as programmed, which is shown below.

1 If the condition of ** is OFF, output relays 0050, 0051 and 0052 remain in their present ON/OFF state, and counter CNT010 retains its present count value.


2 If the conditions of both * and * are OFF, the state of each output relay is the same as 1.

(3) If the condition of * is ON and that of OFF, output relay 0050 turns ON or OFF if input 0001 is ON or OFF, and output relays 0051 and 0052 remain in their present ON/OFF state. Counter CNT010 retains its present count value.

(4) If the condition of is OFF and that of is ON, the state of each output relay is the same as 1 and 2.

■ MOVE (MOV)/MOVE NOT (MOV NOT) INSTRUCTIONS

The MOVE instruction is used to transfer the present value of a timer or counter in units of 12 bits and all other data in units of 8 bits. With this instruction, 2-digit constants (00 \sim 99) can also be transferred in units of 8 bits. The MOVE NOT instruction is used to transfer inverted data.



Coding


-⁄4⁄didijose.	As OP &	Data
0200	LD	0000
0201	MOV	100
0202		120
0203		

Operation of each register

When the content of the R register is logical 0, nothing will be executed.


When the content of the R register is logical 1, data will be transferred as follows.

1. Data transfer in units of 8 bits,




According to the program shown above, the data of relay Nos. 1000 \sim 1007 are transferred to the relay Nos. $1200 \sim 1207$, respectively.

2. To transfer constant,



The constant "17" is output to relay Nos. 1200 \sim 1207.

3. To transfer the present value of a timer or counter in units of 12 bits.



The 12-bit data are transferred and relay Nos. 1210 \simeq 1213 are automatically assigned to receive the data.

MOVE assignment area

********	**************************************	The word and and a second	· 医糖素学和学 化 ()	P. P. S. S. P.
institus den	Deva (Seedin 160 (remateres)	s the determinationals will be sometime to	Date (Spanjile iz be redalved	etro word Jule relay Wes. by wood urang apradicate are.
	000 ~ 137	Specifies the data of I/O relay Nos. 0000 ~ 0777, internal auxiliary relay Nos. 1000 ~ 1337, or special auxiliary relay Nos. 1340 ~ 1377 in units of 8 bits.*	000 ~ 133	Specifies the data of I/O relay Nos. 0000 ~ 0777 or internal auxiliary relay Nos. 1000 / 1337 in units of 8 bits.*
	KR00 ~ 37	Specifies the data of latching relay Nos. 000 ~ 377 in units of 8 bits.**	KR00 ~ 37	Specifies the data of latching relay Nos. 000 ~ 377 in units of 8 bits.**
	SR00 ~ 37	Specifies the data of shift register Nos. 000 ~ 377 in units of 8 bits.**	SR00 ~ 37	Specifies the data of shift register Nos. 000 ~ 377 in units of 8 bits.**
MOV	*00 ~ *99	Specifies 2-digit constant 00 ~ 99.		
	counter the pr	Specifies timer or counter Nos. $000 \sim 177$, the present value of which is to be transferred.	000 ~ 132	Specifies the data of I/O relay Nos. 0000 ~ 0777 or auxiliary relay Nos. 1000 ~ 1337 is units of 12 bits.***
			KR00 ~ 36	Specifies the data of latching relay Nos. 000 ~ 377 in units of 12 bits.
OTES.			SR00 ~ 36	Specifies the data of shift register Nos. 000 ~ 377 in units of 8 bits.

NOTES:

- * When the 1st word is entered as "000", the 8 bits of I/O relay Nos. 0000 \sim 0007 are assigned.
- ** When the 1st word is entered as "KR00", the 8 bits of latching relay Nos. 000 ~ 007 are assigned. In case of SR□□, the shift register 2 assignment is the same as the latching relay Nos.
- *** When the 1st word is entered as "0020", the 12 bits of I/O relay Nos. 0020 ~ 0033 are assigned. 3.
- Combination of the 1st and 2nd word data is free.

■ COMPARE (CMP) INSTRUCTION

The COMPARE instruction is used to compare any two 8-bit data to compare an 8-bit data with a 2-digit constant.



Coding

Addinos	n ga QOP esc	Door
0200	LD	0000
0201	СМР	100
0202		120
0203		

Operation of each register

When the content of the R register is logical 0, the operation result area of special auxiliary relay Nos. 1361 \sim 1363 holds the previous state.

When the content of the R register is logical 1, the 8-bit contents of relay Nos. $1000 \sim 1007$ are compared with those of relay Nos. $1200 \sim 1207$ and the result of the comparison is output to special auxiliary relay No. 1361, 1362 or 1363.

Special auxiliary relay No. 1361:

The data specified by the 1st word is less than (<) the data specified by the 2nd word.

Special auxiliary relay No. 1362:

The data specified by the 1st word is equal to (=) the data specified by the 2nd word.

Special auxiliary relay No. 1363:

The data specified by the 1st word is greater than (>) the data specified by the 2nd word.

COMPARE operation assignment area

on to the or		THE STATE OF THE S			
Tractature:	Deie (Speath	s the date of the relayibles, or the deviction to , with the 2nd word date).	. Deter (Specific acoust the usew	s the date of the nelkly Nos. to be compared wool (and date).	
	000 ~ 135	Specified the data of 1/O relay Nos. 0000 ~ 0777, internal auxiliary relay Nos. 1000 ~ 1337 or special auxiliary relay Nos. 1340 ~ 1357 in units of 8 bits.*	.000 ~ 135	Specifies the data of I/O relay Nos. 0000 ~ 0777, internal auxiliary relay Nos. 1000 ~ 1337, or special auxiliary relay Nos. 1340 ~ 1357 in units of 8 bits.*	
CMP	KR00 ~ 37	Specifies the data of latching relay Nos. 000 ~ 377 in units of 8 bits.**	KR00 ~ 37	Specifies the data of latching relay Nos. 000 ~ 377 in units of 8 bits.**	
	SR00 ~ 37	Specifies the data of shift register Nos. 000 ~ 377 in units of 8 bits.**	SR00 ~ 37	Specifies the data of shift register Nos. 000 ~ 377 in units of 8 bits.**	
	*00~ *99	Specifies 2-digit constant 00 ~ 99.			

NOTES:

- 1. * When the 1st word is entered as "000", the 8 bits of I/O relay Nos. $0000 \sim 0007$ are assigned.
- 2. ** When the 1st word is entered as "KR00", the 8 bits of latching relay Nos. 000 ~ 007 are assigned. In case of SR□□, the shift register assignment is the same as the latching relay Nos.
- *** When the 1st word is entered as "0020", the 12 bits of I/O relay Nos. 0020 ~ 0033 are assigned.
- 4. Combination of the 1st and 2nd word data is free.

1. To compare any two 8-bit data,

		120
		1200
	-	1201
	- -	1202
<u> </u>		1203
	-	1204
-	-	1205
<u> </u>	-	1206
		1207


The results of the comparison are output as follows.

100 < 120 → Special auxiliary relay No. 1361.

100 = 120 → Special auxiliary relay No. 1362.

100 > 120 → Special auxiliary relay No. 1363.

2. To compare 8-bit data with 2-digit constant,




If $\mbox{\%}77$ is specified as the 1st word, the contents of relay Nos. 1200 \sim 1207 are compared with 2-digit BCD constant "77".

SYSMAC-M1R

■ ADD (+) INSTRUCTION

The ADD instruction is used to execute the addition of 2-digit BCD data.



Coding

Addition	OF T	Dete
0200	LD	.0000
0201	OUT-NOT	1360
0202	+	100
0203		120


Operation of each register

When the content of the R register is logical 0, only the content of the CY (carry) register (Relay No. 1360) becomes "1" and no addition is executed.


When the content of the R register is logical 1, the 8-bit data of relay Nos. $1000 \sim 1007$ are added to the 8-bit data of relay Nos. $1200 \sim 1207$, and the result of the addition is output to special auxiliary relay Nos. $1350 \sim 1357$ and the content of the CY register to special auxiliary relay No. 1360.

The result of the operation is initialized whenever the mode selector switch of the SYSMAC-M1R is set to the RUN mode. The content of the CY register (1360) is cleared when the END instruction is executed.

1. To add 8-bit data,



2. To add constant,



If X01 is specified, 2-digit BCD constant "01" is added to the contents of internal auxiliary relay Nos. 1200 \sim 1207.

 Since the CPU doesn't judge whether the data subject to the operation is BCD or not, the result of the operation is indefinite if the BCD value is more than "A" (decimal 10).

ADD operation assignment area . . .


fine same re-	Design (Shaputika	the word s the dece of relay Nos, or the constant to he 2nd word chief)	D): (6) (6) (6) (6)	s the deep of the relay Mos, to be added to the "
	.000 ∼ 134	Specifies the data of I/O relay Nos. 0000 ~ 0777, internal auxiliary relay Nos. 1000 ~ 1337, or special auxiliary relay Nos. 1340 ~ 1347 in units of 8 bits.*	000 ~ 134	Specifies the data of I/O relay Nos. 0000 ~ 0777, internal auxiliary relay Nos. 1000 ~ 1337, or special auxiliary relay Nos. 1340 ~ 1347 in units of 8 bits.*
ADD (+)	KR00 ~ 37	Specifies the data of latching relay Nos. 000 ~ 377 in units of 8 bits.	KR00 ~ 37	Specifies the data of latching relay Nos. 000 ~ 377 in units of 8 bits.**
	SR00 ~ 37	Specifies the data of shift register Nos. 000 ~ 377 in units of 8 bits.**	SR00 ~ 37	Specifies the data of the shift register Nos. 000 ~ 377 in units of 8 bits.**
	*00 ~ *99	Specifies 2-digit constant 00 ~ 99.		

NOTES:

- 1. * When the 1st word is entered as "000", the 8 bits of I/O relay Nos. 0000 ~ 0007 are assigned.
- 2. ** When the 1st word is entered as "KR00", the 8 bits of latching relay Nos. 000 ~ 007 are assigned. In case of SR□□, the shift register assignment is the same as the latching relay Nos.
- 3. *** When the 1st word is entered as "0020", the 12 bits of I/O relay Nos. $0020 \sim 0033$ are assigned.
- 4. Combination of the 1st and 2nd word data is free.

■ SUB (-) INSTRUCTION

The subtract (SUB) instruction is used to execute the subtraction of 2-digit BCD data.



Coding

(Adelene	+ + OP	Pere
0200	LD	0000
0201	OUT NOT	1360
0202		100
0203		120

Operation of each register


When the content of the R register is logical 0, only the content of the Borrow register (1360) becomes "1" and no subtraction is not executed.

When the content of the R register is logical 1, the 8-bit data of relay Nos. $1200 \sim 1207$ are subtracted from the 8-bit data of relay Nos. $1000 \sim 1007$ and the result of the subtraction is output to special auxiliary relay Nos. $1350 \sim 1357$ and the content of the Borrow register to special auxiliary relay No. 1360.


The result of the operation is initialized whenever the mode selector switch of the SYSMAC-M1R is set to the RUN mode.

The content of the Borrow register (1360) is cleared when the END instruction is executed.

1. To subtract 8-bit data,



2. To subtract constant,



If X01 is specified, 2-digit BCD constant "01" is subtracted from the contents of internal auxiliary relay Nos. 1200 ~ 1207.

Since the CPU doesn't judge whether the data subject to the operation is BCD or not, the result of the operation is indefinite if the BCD value is more than "A (decimal 10)."

SUB operation assignment area

linsimme.		Net word s the date of relay Nos. or the constant to be the 2nd word detail		
	000 ~ 134	Specifies the data of I/O relay Nos. 0000 ~ 0777, internal auxiliary relay Nos. 1000 ~ 1337, or special auxiliary relay Nos. 1340 ~ 1347 in units of 8 bits.*	000 ~ 134	Specifies the data of I/O relay Nos. 0000 ~ 0777, internal auxiliary relay Nos. 1000 ~ 1337, or special auxiliary relay Nos. 1340 ~ 1347 in units of 8 bits.*
SUB (—)	KR00 ~ 37	Specifies the data of latching relay Nos. 000 ~ 377 in units of 8 bits.**	KR00 ~ 37	Specifies the data of latching relay Nos. 000 ~ 377 in units of 8 bits.**
	SR00 ~ 37	Specifies the data of shift register Nos. 000 ~ 377 in units of 8 bits.**	SR00 ~ 37	Specifies the data of the shift register Nos. 000 ~ 377 in units of 8 bits.**
	X00 ~ X99	Specifies 2-digit constant 00 ~ 99.	1	

- When the 1st word is entered as "000", the 8 bits of I/O relay Nos. $0000 \sim 0007$ are assigned.
- * When the 1st word is entered as "KR00", the 8 bits of latching relay Nos. 000 ~ 007 are assigned. In case of SR□□, the shift register assignment is the same as the latching relay Nos.
- When the 1st word is entered as "0020", the 12 bits of I/O relay Nos, 0020 ~ 0033 are assigned.
- Combination of the 1st and 2nd word data is free.

■ DIAGNOSTIC (FAL) INSTRUCTION

The FAL instruction is used to output the failure or abnormal mode to the FAL area indicating the occurrence of a failure or abnormality in the internal circuit during the operation of the SYSMAC-M1R. To use this instruction, circuits which are presumed to fail or become abnormal must be programmed beforehand with a failure or abnormal mode (01 \sim 99) assigned to each of the faulty or abnormal circuits.

Coding

AKODII GESH	PULOPLE	Dala
0200	LD	0000
0201	FAL	17
0202		
0203		

Operation of each resister

When the content of the R register is logical 0, nothing is executed.


When the content of the R register is logical 1, the failure or abnormal mode (01 ~ 99) is output in 2-digit BCD to special auxiliary relay Nos. 1340 ~ 1347. The value once stored in the FAL area is not cleared until execution of the FAL00 instruction. When the FAL00 instruction is executed, the next value is acceptable by the FAL area.

•	FAL area (17)							
	/	10¹						
BCD code	8	4	2	1	8	4	2	1
Felloy No."	1347	1346	1345	1344	1343	1342	1341	1340
Diá-á';	"0"	"0"	"0"	"1"	"0"	"1"	"1"	"1"

Values that can be assigned

■ END INSTRUCTION


Insert this instruction at the end of a program.



Coding

#Argin Ingles	\$ QP	เบลเล 🗥		
0000	LD	0001		
0001	AND	0002		
0002	OUT	0050		
0003	:	:		
0004	i, :	:		
1		:		
n	END	- :		

 The program memory of the SYSMAC-M1R is provided with addresses 0000 to 3999. The CPU scans program data from address 0000 to the address with an END instruction according to the sequence diagram.



 When performing a test run, insert an END instruction at each end of a sequence circuit and then delete the END instruction after confirming each circuit. In this manner, the test run can be executed smoothly.


5. Programming

5.1 How to Program


With the SYSMAC-M1R, a sequence circuit controlled according to the sequence of the instructions stored in the CPU memory. Therefore, it is necessary to observe the hints on correct programming and programming order.

■ HINTS ON CORRECT PROGRAMMING


- Since the number of contacts is not limited for input/ output relays, internal auxiliary relays, timers, etc., it can be said that the best way to design a sequence circuit is to configure a simple, clear circuit, rather than a complicated circuit created by reducing the number of contacts.
- 2. In the SYSMAC-M1R, signals will flow from the left to the right. In other words, signals will flow as if diodes are inserted in the circuit as shown in (2)-a or (2)-b. To operate a circuit without diodes in the same manner as the circuit configured with general control relays, it is necessary to rewrite the circuit.



- In a series-parallel circuit, the number of contacts that can be connected in series is not limited, as well as the number of contacts that can be connected in parallel.
- No output relay can be connected directly from the bus bar. If necessary, connect it through the NC contact of an unused internal auxiliary relay or special auxiliary relay 1365.




 All output relays are provided with auxiliary contacts that can be used on a circuit, in addition to the output signal contacts to drive loads actually. The number of contacts that can be used per output relay is not limited.




- 6. No relay contact can be inserted next to an output coil.
 If necessary, insert it before the output coil.
- 7. Two or more output coils can be connected in parallel.
- 8. For contact and coil numbers on the circuit, use the I/O relay numbers described in Section 3.1.
- Output coil numbers (including those for timers, counters, shift registers and latching relays) cannot be used in duplication.

■ PROGRAMMING ORDER


1. Program a circuit from its left to right.



 Assume the circuit elements located from the bus bar to an output relay as one block. If a number of blocks are in line, programming can be started from any block. However, pay attention in case of circuits utilizing scan time or timing such as differentiator, shift register, etc.



 When composite instructions such as timer, counter, shift register, latching relay, etc. are used, their order of programming is predetermined. Be sure to perform the programming according to the predetermined order.




Program in the order of \bigcirc \rightarrow \bigcirc .

/a Glakess	***(0)P***	D orat
;		:
n	LD	0001
n + 1	AND	0002
n + 2	LD	0003
n + 3	CNT	001
n + 4		056
:		;


- 4. Be sure to insert an END instruction at the end of each program.
- 5. A ladder diagram such as the one shown below can be divided into small blocks as shown below, to program

each block in the order of ① to ⑤. Eventually, the circuit will be programmed as one large block such as ⑤.










• Coding

Additions.	1450P	Date
0000	LD	0000
0001	AND	0001
0002	LD	0002
0003	AND	0003
0004	OR LD	
0005	OR	0050
0006	AND	0004
.0007	AND-NOT	0005
0008	LD	0006
0009	AND	0007
.0010	OR	0100
0011	AND-LD	
0012	OUT	0050
		•
n	END	


• Operations of R and S registers



5.2 Applied Programs

■ WHEN LD/OR/AND/NOT INSTRUCTIONS ARE USED


1. An example of parallel-series circuit



(Q(F)	(D) (18)	
LD	0000	
AND	0001	a
OR	0050	\Box
AND	0002	
AND-NOT	0003	b
OUT	0050	
:	:	
END		

- Process block b after programming block a (parallel circuit).
- For coding, enter I/O relay numbers in the data field.


2. An example of series-parallel circuit



(QP	D)at(a)	
LD	0000:	
AND-NOT	0001	الر
LD	0002	
AND	0003	
OR	0050	
OR	0004	ازا
AND-LD	187 D	
OUT	0050	
	:	l .
END		
		-

- Divide the circuit into blocks a and b and program each block.
- Then combine blocks a and b by AND-LD instruction.


3. An example of series parallel circuit



<u>(019</u>	(glexto)	
LD-NOT	0000	
AND	0001	a
LD -	0002	
AND·NOT	0003	∫ b,
LD-NOT	0004	`.
AND	0050	b ₂
OR-LD		b ₁ +b ₂
AND∙LD		a∙b
OUT	0050	Sec. 1
END		

- Program block a.
- Program block b₁ and then block b₂.
 Combine blocks b₁ and b₂ using OR LD
- instruction. Combine blocks a and b using AND-LD instruction.

4. An example of connecting parallel circuits in series.



v.		
(S)(P)	Date	
LD	0000	\
AND NOT	0001	, a,
LD-NOT	0002	\
AND	0003	a_2
OR LD		a, +a,
LD	.0004	\ <u>\</u>
AND	0005	∫b₁
LD	0006	
AND	0007.	b_2
OR-LD		b ₁ +b ₂
AND-LD		a∙b
OUT	0050	
END		


- Program block a₁ and then block a₂ and combine both blocks using OR LD
- instruction.

 Program blocks b₁ and b₂ in the same manner as above.

 Combine blocks a and b using AND-LD
- instruction.

SYSMAC-M1R


5. An example of connecting parallel circuits in series




- When a number of blocks continue from block number a to n, the programming procedure is the same as paragraph 4 above. Namely, program the circuit in the following sequence.
- sequence.

 ① block a → ② block b → ③ blocks a·b·c
 → ⑥


6. An example of complicated parallel circuit




7. An example of complicated circuit



 The circuit shown on the left may be rewritten as follows.



8. An example of complicated circuit




	*(D):(6::-
LD	0000
AND	0001
LD	0002
AND-NOT	0003
LD-NOT	0004
AND	0050
OR LD	
AND	0005
OR-LD	
LD	0100
AND-NOT	0101
•	

:

END


↓	
- 2 (61) A	, Dave, ×
AND	0102
LD	0103
AND	0104
LD·NOT	0105
OR	0106
AND-LD	
OR·LD	
AND-LD	
OUT	0050
	::
END	·

9. An example of circuit requiring caution



	(Deno)
LD	0000
OR	0001
OUT	0051
AND-NOT	0002
OUT	0050
:	i
END	

10. An example of circuit requiring caution





(三) 2 (O) 3 # 家 #	» Dates
LD	0000
LD	0001
AND·NOT	0002
OR-LD	
AND	0003
OUT	0050
LD	0001
AND	0004
OUT	0051
:	1
END	

If the circuit is to be programmed without separating it, program a temporary memory relay after relay contact—1001. The following table shows an example of programming after—11—.


*** OP 6 ***	- Deite
LD	0000
LD	0001
OUT TR	0
AND NOT	0002
OR-LD	48 11
AND	0003
OUT	0050
LD-TR	0
AND	0004
OUT	0051
	:
END	


11. Examples of circuit requiring rewrite





- Such circuits as shown on the upper left cannot be programmed and must therefore be rewritten as shown directly below.
- Since the two upper circuits are respectively configured with control relays, the circuits operate even by the flows of signels shown by the arrows. To permit the similar circuit operation with the SYSMAC-M1R, the two upper circuits must be rewritten into the corresponding circuits shown below.






■ WHEN TIM/CNT INSTRUCTIONS ARE USED


1. Long-time timer

a. Series connection of TIM instructions




	ු මනුණු
LD	0000
TIM	001
-	500
LD.TIM	001
TIM	002
	800
LD-TIM	002
OUT	0050
:	:
END	

b. Use of CNT instruction (e.g., 500sec)




(ai)	(Desc
LD	0000
AND NOT TIM	001
TIM	001
	050
LD-TIM	001
LD	0001
CNT	002
	100
LD-CNT	002
OUT	0050
:	÷
END	

c. Use of internal clock pulse (e.g., 700sec)



- OP	Dee
LD	0000
AND	1376
LD-NOT	0000
CNT	001
	700
LD-CNT	001
OUT	0050
:	, i
END	

2. Multi-digit counter (e.g., 20,000 counts)




E con QIP con an	- Once
LD	0000
AND	0001
LD-NOT	0000
OR-CNT	001
CNT	001
	100
LD-CNT	001
LD-NOT -	0000
CNT	002
	200
LD-CNT	002
OUT	0050
:	:
END	

- In this circuit, a pulse is generated every 5 seconds by timer TIM001 and then pulses at intervals of 5 seconds are counted by counter CNT002. The example shown here is a 500sec timer. The setting time of the timer is (timer + scan time) x number of counts.
- The present count value of the counter is retained in memory even if the power switch of the SYSMAC-M1R is turned off.

- The SYSMAC-M1R has three types of internal clock pulses (0.2sec clock: 1375, 1sec clock: 1376, 0.1sec clock: 1377). By counting any of type of pulses with a counter, a long-time timer can be developed.
- As CNT instruction is employed, the present count value is retained in memory even after the power is turned off.

3. An example of ON/OFF-delay timer circuit



6.5	-Drive
LD	0000
TIM	001
	050
LD	0050
AND-NOT	0000
TIM	002
	030
LD·TIM	001
OR	0050
AND NOT	002
OUT	0050
ŀ	
END	


4. An example of one-shot timer circuit

Ssec OFF-delay

t, — 5sec

ON-delay

0050




90°,	Linisa.
LD	1000
AND-NOT- TIM	001
OR	0000
OUT	1000
LD	1000
TIM	001
	015
LD	1000
AND NOT	001
OUT	0050
i	:
END	


 One shot output is produced for only the set time of TIM001 after an input signal is applied. (Input 0000 > scan time)

5. Examples of flicker circuit

a. With 2 timers used



(Q) F	P.E.(e)
LD	0000
AND-NOT- TIM	002
TIM	001
	010
LD TIM	001
TIM	002
	015
LD:TIM	001
OUT	0050
:	
END	




ON THE	* Date:
LD	0000
AND	1376
OUT	0050
:	:
END	

Using an internal clock pulse (0.1sec, 1.0sec or 0.2sec), a flicker circuit can be processed easily. In this case, however, the flickering time is available only in the following 3 Special auxiliary relay number 1375: 0.2sec clock pulse

Special auxiliary relay number 1376: 1.0sec clock pulse Special auxiliary relay number 1377: 0.1sec clock pulse

■ WHEN LATCHING RELAY IS USED


1. Basic circuit



C. T. OP.	»losto k
LD	0000
AND	0001
LD	0002
OR	0003
KR	000
i i	:
END	

- In the event of a power failure, the ON/OFF state before the power failure can be retained in memory, using a latching relay. SYSMAC-M1R has 256 latching relays with relay numbers KR000 \sim KR377.
- Memory retention time after a power failure is about 2 years just the same as that of the program memory.


2. A circuit to keep the time-up state



¥

■ WHEN IL/ILC INSTRUCTIONS ARE USED


1. Basic circuit



· · · · · · · · · · · · · · · · · · ·	piette r
LD	0000
IL	
LD	0001
OR	0050
AND NOT	0002
OUT	0050
LD	0003
TIM	001
	050
LD	0004
AND	0050
LD-NOT	0004
CNT	002
	025
ILC	
	:
END	
	*

- Program the circuit by taking the common
- line (a) after the IL instruction, as a bus bar. An ILC instruction must always be added to the end of a circuit employing an IL instruction. The instructions between the IL and ILC instructions are executed.
- When input 0000 is OFF, timer TIM001 is reset but the present value of counter CNT002 is retained.
- When preparing an automatic/manual circuit, the circuit shown on the left can be operated only in the automatic mode by turning input 0000 on automatically.

2. Output branching circuit



0P / A	(Date)
LD	0000
· IL	
LD	0001
LD	0002
OR	0050
AND-LD	
OUT	0050
LD	0003
IL	
LD.NOT	0004
OUT	0051
LD	0005
OUT	0052
ILC	
1 *	:
END	


- IL instructions can be used for programming an output branching circuit (i.e., tree
- circuit).

 IL instructions can be used in as many stages as required, though this condition is regarded as an IL/JMP error during the program

check.
Each time an IL instruction is programmed, the bus bar changes from (a) to (b).

■ WHEN TR INSTRUCTIONS ARE USED

1. Output branching circuit




(P)	(Design)	
LD	0000	
OUT-TR	0	
LD-TR	0	
LD	0001	
OR	0050	
AND-LD	- I,	
AND	0002	
OUT	0050	
LD·TR	0	
AND	0003	
OUT:TR	1 -	
LD-TR	1	
AND	0004	
OUT	0051	
LD·TR	1	
AND-NOT	0004	
OUT	0052	
LD-TR	0	
AND-NOT	0003	
OUT-TR	2	
LD TR	2	
AND	0005	
OUT	0053	
LD-TR	2	
AND-NOT	0005	
OUT	0054	
:	:	
END		

- In case of an output branching circuit, temporary memory relays (TR0 \sim TR7) are used at each branch point. Temporary memory relay coil numbers cannot be used in duplication within the same block. With two or more blocks, they can be used in duplication.

■ WHEN JMP/JME INSTRUCTIONS ARE USED

1. Basic circuit




) LÉKIÓ
LD	0000
JMP :	
LD	0001
OR	0050
AND-NOT	0002
OUT	0050
LD	0003
TIM	001
	050
LD .	0004
AND	0050
LD NOT	0004
CNT	002
	025
JME:	
	;
END	

- Program the circuit by taking the common line (a) after the JMP instruction, as a bus
- bar.

 A JME instruction must always be added to the end of a circuit employing a JMP instruction.
- When input 0000 is ON, the instructions between the JMP and JME instructions are executed.
- When input 0000 is OFF, output relay 0050, timer TIM0001 and counter CNT002 retain their state immediately before the input is turned off.

2. Output branching circuit



(@?)		DEX
LD		0000
JMP	100	
LD	111	0001
LD		0002
OR -	*a.	0050
AND-LD	5	
OUT		0050
LD*		0003
JMP	1 1 1 1 1	
LD-NOT	. 170	0004
OUT		0051
LD		0005
OUT:	٠.	0052
JME		
	a transfer	
END		


- JMP instructions can be used in as many stages as required, although this condition is regarded as an IL/JMP error during the program check.
- program check.

 Each time a JME instruction is programmed, the bus bar changes from (a) to (b).

 When input 0000 is ON, the instructions between the JMP and JME instructions are executed.
- When input 0000 is OFF, output relays 0050, 0051 and 0052 retain their ON/OFF state immediately before the input is turned

■ 1-CYCLE DIFFERENTIATION


1.



£)5765
1365
1001
1000
1365
1001
1000

Special auxiliary relay 1365 is normally ON. Shown here is a 1-cycle differentiation circuit when power is applied, using special auxiliary relay 1365.

2.




e openi	Data
₹	· ·
LD- NOT	1000
₹	
LD	1365
OUT	1000
END	


Shown here is a 1-cycle differentiation circuit when power is applied, using special auxiliary relay 1365. In this case, be sure to program the instruction "OUT1000" at the end of the program.

■ WHEN SR INSTRUCTIONS ARE USED

1. Defect detecting circuit (1-stage, 8-bit shift register)



E APR SE	Data
LD	0000
LD	0001
LD	0002
SR	000
	000
LD SR	004
OR	0050
AND-NOT	0003
OUT	0050
÷	÷
END	




By specifying a shift register as SR000 → 000, shift register bits SR000 to SR007 can be operated to obtain the output of each


defective products from non-defective products and distributing them with a cylinder.

This circuit can be used for such operations in a product inspection line as sorting

- bit arbitrarily.
- Data in excess of 8 bits are automatically cleared from the first-in data.




2. Multi-stage shift register (2-stage, 16-bit shift register)




34 A OP * 4 4	Deig.
LD	0000
LD	0001
LD	0002
SR	000
	010
LD-SR	013
OR	0050
AND:NOT	0003
OUT	0050
	i
END	

■ WHEN TIMER OR COUNTER IS USED THROUGH EXTERNAL SETTING

1. Timer



NOTE: * This area can be used for other inputs.




OP 3 3 2	Der
LD	0100
AND	0101
TIM	000
*	00
LD TIM	000
OUT	0050


By connecting an external 3-digit time setting device to input relay Nos. 0000 ~ 0013, the data of the external setting device is used as the setting time of the timer.

- TIM000 operates for 81 4sec according to the data of the external setting device shown in the above figure.
- When X is entered into the TIM time setting area, external setting is specified. For example, when X 00 is entered, relay Nos. 0000 ~ 0007 and 0010 ~ 0013 are assigned as the external terminals for external setting.
 Also, when \$02 is entered, relay Nos. 0020 ~ 0027 and 0030 ~ 0033 are assigned as the

external terminals.



NOTE: * This area can be used for other inputs.




	Dala
LD	0100
LD	0101
CNT	001
*	00
LD-CNT	001
OUT	0050

By connecting an external 3-digit count setting device to input relay Nos. 0000 \sim 0017, the data of the external setting device is used as the count.

- CNT001 operates for 814 counts according to the data of the external setting device shown in the above figure,
- When X is entered into the count setting
- area, external count setting is specified. For example, when \$ 00 is entered, relay Nos. 0000 \sim 0007 and 0010 \sim 0013 are assigned as the external terminals for external setting. Also, when #02 is entered, relay Nos. 0030 ~ 0033 are assigned as the external terminals.

■ WHEN FAL INSTRUCTION IS USED



(P)	Deve
LD	0000
OR	0050
AND NOT	0001
OUT	0050
TIM	000
	100
LD	0050
AND:TIM	000
FAL	01
LD	0002
FAL	.00

NOTES:

- In the left figure, the ON time of output relay 0050 is monitored. If the ON time of output relay 0050 is less than 10sec, the relay operation is normal. If the ON time exceeds 10sec for some reason or other, the
- exceeds 10sec for some reason or other, the failure or abnormal mode (01) is output to special auxiliary relay Nos. 1340 ~ 1347. To reset special auxiliary relay Nos. 1340 ~ 1347, execute the FAL00 instruction and the logical state of all the relays will become "0,"

■ WHEN CMP INSTRUCTION IS USED

D I/O unit A B O 1 O O 2 O O 3 O O000 O 4 O 0001 O002 O 5 O 0005 O006 O 7 O 0007 O010 O 8 O 0011 O012 O 9 O 0013 O014 O 10 O 0015 O016 O 11 O 0015 O016 O 11 O 0017 O 12 O O 13 O O 14 O O 15 O O 16 O O 17 O O 18 O O 19 O O 20 O	_	Г	- - 1/	'O :	mit			
0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		_	_		-	<u>.</u> I		
0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0				1				
O 3 0				•				
0000		- 5						
0002		0000		4	_	0001	}	•
0004 o 6 0 0005 0006 o 7 0 0007 0010 o 8 0 0011 0012 o 9 0 0013 0014 o 10 0 0015 0016 o 11 0 0017 0 12 0 0 0 15 0 0 16 0 0 16 0 0 16 0 0 0 16 0 0 0 16 0 0 0 0			0			0003	l	•
0006 0 7 0 0007 0010 0 8 0 0011 0012 0 9 0 0013 0014 0 10 0 0015 0016 0 11 0 0017 0 12 0 0 0 13 0 0 14 0 0 16 0 0 16 0 0 0017			ó	6	o	0005	-	
0012 0 9 0 0013 0014 0 10 0 0015 0016 0 11 0 0017 0 12 0 0 0 13 0 0 0 14 0 0 0 15 0 0 0 16 0 0 0 17 0 0 0 19 0		0006	0	7		0007)	CMD / >1
0014 0 10 0 0015 0016 0 11 0 0017 0 12 0 0 13 0 0 14 0 0 15 0 0 16 0 0 17 0 0 18 0 0 19 0	- 1	0010	0	8	o	0011	1	CIVIF (<, -, >)
0016 a 11 a 0017 0 12 a 0 0 13 a 0 0 15 a 0 0 16 a 0 0 17 a 0 0 18 a 0 0 19 a 0		0012	0	9			4-	
O 12 O 0 13 O 0 14 O 0 15 O 0 16 O 0 17 O 0 18 O 0 19 O	i		o	10	0		l	1
O 13 O O 14 O O 15 O O 16 O O 17 O O 18 O O 19 O	1	0016	٥	11	0	0017)	
O 14 O O 15 O O 16 O O 17 O O 18 O O O 19 O			0		٥	4 1 1 1		
O 15 O O 16 O O 17 O O 18 O O 19 O			0	13	0			
O 16 O O 17 O O 18 O O 19 O			0	14	o			
O 17 O O 18 O O 19 O			0	15	0			
O 18 O			٥	16	0			
0 19 0								
			٥	18	0			
0 20 0								
<u> </u>			٥	20	0			
			ᆫ					

Result → Less than (<)	Result →	Less	than	(<)
------------------------	----------	------	------	-----

Equal (=)


relay No. 1361 operates. Special auxiliary

Special auxiliary

relay No. 1362 operates.

Greater than (>)

Special auxiliary relay No. 1363 operates.




1, 11	
\$ L 10 10 12 1 1 1 1	Pag
LD	1000
OUT TR	0
CMP	000
	001
LD-TR	0
AND	1361
OUT	0050
LD-TR	0
AND	1362
OUT	0051
LD-TR	0
AND	1363
OUT	0052

- The numeric data 000 and 001 of the CMP instruction are used by cutting the low-order digit (0 \sim 7) of relay Nos. 0000 \sim 0007 and 0010 \sim 0017, respectively.
- In the left figure, the 8 bits of relay Nos. C000 ~ 0007 are compared with the 8 bits of alay Nos. 0010 ~ 0017 when relay No. 1000 is ON and the result of the comparison is output to special auxiliary relay No. 1361, 1362, or 1363.
- Since the result of the CMP instruction execution is retained in the memory until the execution of the next CMP instruction or END instruction, be sure to insert the condition of the CMP instruction execution in series with the result of the comparison (special auxiliary relay Nos. 1361 ~ 1363).

SYSMAC-M1R


■ WHEN MOV INSTRUCTIONS ARE USED

1. To externally display the counter data



NOTE: * This area can be used for other inputs


- By connecting an external 3-digit display to output relay Nos. 0040 ~ 0053, the changing data of the counter is indicated on the external display.
- Since the counter is of a decrementing type, the external dispaly indicates the remaining counts.



62 × 4	Dette
LD	0000
LD	0001
CNT	001
	999
LD-CNT	001
OUT	0050
LD	1365
MOV-CNT	001
	004

- Special auxiliary relay No. 1365 is normally ON.
- * mark indicates the location to which data is to be transferred by the MOV instruction. (Data 004 indicates external terminals 0040 ~ 0053 to which the data is to be transferred.)
- In the left figure, the changing data CNT001 is indicated on the external display through external terminals 0040 ~ 0053.

2. To externally display the diagnostic (FAL) result



 By connecting an external 2-digit display to output relay Nos. 0050 ~ 0057, the failure or abnormal mode (01 ~ 99) is indicated on the external display.



(0)Р	Data
LD	1365
MOV	134
	005

Relay No. 1365 is normally in the ON state.
The numeric data 134 and 005 of the MOV


instruction are used by cutting the low-order digit (0 ~ 7) of relay Nos. 0050 ~ 0057 (FAL data).

In the left figure, the 8 bits data of special

 In the left figure, the 8 bits data of special auxiliary relay Nos. 1340 ~ 1347 are transferred to the 8 bits of the relay Nos. 0050 ~ 0057 and indicated on the external display.


■ WHEN ADD (+) INSTRUCTION IS USED

1. To add one externally set data to the other externally set data



NOTE: * This area can be used for other inputs.

NOTE: * This area can be used for other inputs.



	(P)	Data
	LD	1000
	OUT·NOT	1360
ļ	+	000
		001


- By connecting an external 2-digit setting device to input relay Nos. 0000 ~ 0007 and $0010 \sim 0017$, respectively, the data set by both the external setting devices are added together and the result of the addition is output in BCD to special auxiliary relay Nos. 1350 ~ 1357 and
- The OUT NOT instruction (1360) is for

initial resetting of special auxiliary relay No. 1360 and this instruction must always be used immediately before the ADD (+) instruction.


- The numeric data 000 and 001 of the ADD (+) instruction are used by cutting the low-order digit (0 \sim 7) of relay Nos. 0000 \sim 0007 and 0010 \sim 0017, respectively.
- In the left figure, the data "14" and "94" of both the external setting devices when relay No. 1000 is ON are added and the result of the addition "08" which represents the last 2 digits of 108" is output to special auxiliary relay Nos. 1350 ~ 1357.

At the same time, special auxiliary relay No. 1360 (Carry) operates, indicating that a carry exists in the result.

2. To add fixed data to externally set data



NOTE: * This area can be used for other inputs.



Result of operation


	_	1-00ic	Flelay Not
	2º	"1"	1350
x10⁰	2¹	"1"	1351
(3)	2 ²	"0"	1352
	2 ³	"0"	1353
	20	"1"	1354
x101	2 ¹	"0"	1355
(1)	2 ²	"0"	1356
	2³ /	"0"	1357
	_		
Carry	1	1	1360

44 - 60 P. 3 * 1	Data
LD	1000
OUT-NOT	1360
+ *	99
	000

- By connecting an external 2-digit setting device to input relay Nos. $0000 \sim 0007$, the constant $(00 \sim 99)$ is added to the data set by the external setting device and the result of the addition is output in BCD to special auxiliary relay Nos. 1350 ~ 1357 and 1360.
- The OUT NOT instruction (1360) is for initial resetting of special auxiliary relay No. 1360 and this instruction must always be used immediately before the ADD (+) instruction.
- The data #99 of the ADD (+) instruction indicates the fixed data and the data 000 is used by cutting the low-order digit (0 \sim 7) of the relay Nos. 0000 \sim 0007.
- In the left figure, the constant "99" is added to the externally set data "14" when relay No. 1000 is ON and the result of the addition "13" which represents the last 2 digits "113" output to special auxiliary relay Nos. 1350 ~ 1357. At the same time, special auxiliary relay No. 1360 (Carry) operates, indicating that a carry exists in the result.


■ WHEN SUB (-) INSTRUCTIONS ARE USED


1. To subtract one externally set data from the other externally set data.



NOTE: * This area can be used for other inputs.

NOTE: * This area can be used for other inputs.






- By connecting an external 2-digit setting device to input relay Nos. $0000 \sim 0007$ and $0010 \sim 0017$, respectively, the data set by one externally setting device is subtracted from the data set by the other external setting device and the result of the subtraction is output in BCD to special auxiliary relay Nos. 1350 -1357 and 1360.
- The OUT NOT instruction (1360) is for initial resetting of special auxiliary relay
- No. 1360 and this instruction must always be used immediately before the SUB (-) instruction.
- The data 000 and 001 of the SUB (-)
- instruction are used by cutting the low-order digits (0 ~ 7) of relay Nos. 0000 ~ 0007 and 0010 ~ 0017, respectively. In the left figure, one externally set data "94" is subtracted from the other externally set data "14" when relay No. 1000 is ON and the result of the sub-

traction "20" is output to special auxiliary relay Nos. 1350 ~ 1357. At the same time, special auxiliary relay No. 1360 (Borrow) operates indicating that the result is a complement. To obtain a true complement, the complement must be subtracted from 00.

00-20=-80The data "80" is then output to special auxiliary relay Nos. 1350 \sim 1357 and special auxiliary relay No. 1360 operates.

2. To subtract externally set data from fixed data.




- By connecting an external 2-digit setting device to input relay Nos. 0000 ~ 0007. the data set by the external setting device is subtracted from the constant (00 ~ 99) and the result of the subtraction is output in BCD to special auxiliary relay Nos. 1350 ~ 1357 and 1360.
- The OUT NOT instruction (1360) is for initial resetting of special auxiliary relay No. 1360 and this instruction must always be used immediately before the
- SUB (-) instruction.
 The data \$99 of the SUB (-) instruction indicates the fixed data and the
- tion indicates the fixed data and the data 000 is used by cutting the low-order digit $(0 \sim 7)$ of relay Nos. $0000 \sim 0007$. In the left figure, the data "14" of the external setting device is subtracted from the constant 99 when the relay No. 1000 is ON and the result of the subtraction "85" is output to special auxiliary relay Nos. 1350 \sim 1357. Special auxiliary Nos. 1350 ~ 1357. Special auxiliary relay No. 1360 (Borrow) releases, indicating that the result is a true complement.

■ EXAMPLE OF ADD (+)/SUB (-) COUNTER CIRCUIT


1. Decimal 4-digit reversible counter


╢



121

■ 8-BIT 4-STAGE FIFO SHIFT REGISTER







(OP****	# (Days)
LD	0000
OUT	1000
LD	1000
AND·NOT	1000
OUT	1002
LD	1000
OUT	1002
LD	1001
CMP·*	00
SR	00
AND	1362
MOV	001
SR	00
LD	0001
OUT	1003
LD.	1003
AND·NOT	1005
OUT	1004
LD	1004
OUT	1005
LD	1003
MOV-*	00
SR	03
LD	0002
MOV X	0002
SR	00
MOV·*	00
SR SR	01
MOV-X	00
SR	02
MOV-X	00
SR	03
	1365
LD MOV-SR	03
1000-311	005
CMP·*	000
SR	03
AND	1362
	02
MOV·SR SR	03
MOV-X	00
SR SR	
LD	1365
CMP-X	00
SR SR	00
AND	1362
MOV-SR	01
SR	02
MOV-*	00
SR	01
LD	1365
CMP·*	00
SR SR	01
AND	1362
MOV-SR	00
SR SR	00
MOV-*	00
SR	00

- Special auxiliary relay No. 1365 is normally ON.
 Special auxiliary relay No. 1362 operates when the result of the CMP instruction execution is equal (=).
 Shift data is retained in the memory at the time of a power failure.

■ PROGRAMMING EXAMPLE OF HIGH-SPEED **COUNTER UNIT**


Illustrated below is a programming example when a highspeed counter unit is inserted to the positions indicated in the figure below on the CPU rack whose C I/O, D I/O selector switch is set to the "D I/O" position.






■ PROGRAMMING EXAMPLE OF D/A CONVERSION UNIT

Illustrated below is a programming example when a D/A conversion unit is inserted to the positions indicated below on the CPU rack whose C I/O, D I/O selector switch is set to the "D I/O" position.



PROGRAMMING EXAMPLE OF A/D CONVERSION UNIT

Illustrated below is a programming example when an A/D conversion unit is inserted to the positions indicated below on the CPU rack whose C I/O, D I/O selector switch is set to the "D I/O" position.



6. Operating Procedure

6.1 Cautions in Operating SYSMAC-M1R


When operating the SYSMAC-M1R, pay attention to the following points.

CAUTIONS:

- Before mounting I/O units in the CPU rack or before making connections, be sure turn off the AC power being supplied to the SYSMAC-M1R or set the Power switch (factory-set to the "ON" position prior to shipment) of the SYSMAC-M1R to the "OFF" position.
- Before power application, be sure to set the desired supply voltage using the voltage selector switch. (The rated voltage is factory-set to AC 240V prior to shipment.) Be sure to set the C I/O, D I/O selector switch and
- RAM/ROM selector switch properly. (Prior to shipment, the C I/O, D I/O selector switch is factory-set to the "C I/O" position and the RAM/ROM selector switch to the "RAM" position.

6.2 Basic Functions

deletion



modification.


6.3 All Program Clear Operation

Since the CPU retains previously stored data (of SR, KR and CNT) in memory (by battery back-up), all the memory contents must be cleared to write a new program into the memory.

Operating procedure



Display



- By the All Clear operation, all the programs (I/O relays, internal auxiliary relays, latching relays, timers and counters) stored in addresses $0000 \sim 3999$ are cleared.
- Before the key operation, change the mode selector switch position from "CASSETTE" to "PROGRAM." In the All Clear operation, a beep sound is generated at the
- depression of each key.
 Upon depression of the MONITOR key, the ADDRESS display is extinguished. Subsequent depression of the CLEAR key will cause the ADDRESS display to indicate "0000,"

CAUTION:

After the PROGRAM mode selection, depression of the CLEAR key or any key other than the four keys shown above will not allow All Clear operation to be executed. In this case, repeat the operation starting from the mode selec-


6.4 Address Setting Operation

Address setting is required to designate an address in such operations as program read, program write, etc.

Operating procedure




Display



NOTES:


- Each address is set in 4 digits using numeric 0000 ~ 3999. To set address "0000," no numeric entry is required. To set address "0003," depress only numeric key and to set address "0023," depress only numeric keys and 3.
- Preceding zero(s) may be omitted from key entry.
 * The data entered will not be displayed by the address setting operation alone. To display the data entered, [+] [.] keys must be depressed.
- 3. In address setting, when numeric data entered as an address exceeds 3999, the first two digits of the 4-digit address are automatically processed as "0." Since the CPU does not recognize this as an error, the only way to identify this error is through confirmation by the operator.
 For example, if address 4048 is entered, it will be set as follows.




6.5 Program Write Operation

This operation is to store a program in the specified memory address.

Operating procedure




NOTE: * When writing a program from address "0000," no address setting is required.




NOTE: The zero key marked o may or may not be depressed.

Display



Circuit for exercise and programming example




Address	OP	e (d)exteq
0200	LD	0100
0201	AND	0101
0202	OR	0120
0203	AND-NOT	0102
0204	OUT	0120
0205	END	

NOTES:

- At each depression of the WRITE key, the data appearing on
- the OP and DATA displays are written into memory. When the WRITE key is depressed in the following cases, a beep sound is generated to signal an erroneous key opera-
 - (1) When the key is depressed in other than the PROGRAM mode.
 - When a symbolic or numeric entry error exists (numeric entry error is applicable only when an SR instruction is used).
- 3. When the WRITE key is depressed in the following cases, a program change.

 When beep sound is generated to signal the requirement of a
 - When an overflow exists (no space for one word exists in the last address where changing a one-word instruction to a 2-word instruction).
 - When attempt is made to write an instruction with more than 2-word length into the last address.
- The END instruction is executed by depressing the key and then the key. Upon depression of the key, the following indicators on the OP display will illuminate.



When the END em key is then depressed, only the END indicator (a) illuminates, indicating that the instruction word END has been selected.


Correction Procedures when an error occurs in program write

- If an error in programming is noticed before depressing the WRITE key, depress the CLEAR DISPLAY key and the reentry operation becomes effective.
- 2. If an error in programming is discovered after depressing the WRITE key, repeat the operation from the address setting, or return to the address in which the error exists by depressing the [1] key and then depress the CLEAR DISPLAY key and the re-entry operation becomes effective.

6.6 Program Read Operation

This operation is to confirm whether or not the data has been programmed properly in the specified memory address.

• Operating procedure



NOTES: 1. When reading a program from address "0000," no address setting


is required.

2. The zero key marked [o] may or may not be depressed.

Display

Key	ADDRESS	DATA	
CLEAR ···-	<i>0 2 0 0</i> -		Address setting
<u></u>	0200	₩ <i>🛭 ١፬᠐</i>	Data at address "0200" is displayed.
<u> </u>	0201		
 -	0202	₩ 🛭 120	
1	- 0 2 0 T	AND B IB I	
<u> </u>	<u>0202</u> -		·
	[0 2 0 3]	TO LO COM	
1	<u> </u>	<u> </u>	•
1	0203	№ 1112	
	[<i>0 2 0</i> 4] -	™ B 12 B	
1	0205	END.	Data read up to the end of the program
1	<u> </u>		are program

Circuit for exercise and programming example




Addices	,(ô)P , «	Data
0200	LD	0100
0201	AND	0101
0202	OR	0120
0203	AND-NOT	0102
0204	OUT	0120
0205	END	-1

NOTES:

- At each depression of the Hey, the data at the set address +1 is displayed (i.e., data read increment). However, when the address reaches 3999, a beep sound is generated at each depression of the \(\begin{array}{c} key. \\ 2. \\ At each depression of the \(\begin{array}{c} key, the data at the set address \\ \end{array}
- —1 is displayed (i.e., data read decrement). However, when the address reaches 0000, a beep sound is generated at each
- depression of the † key.

 3. In case of 2-word instructions, the 2nd word data is identified on the display as follows.



4. When TIM, CNT, MOV, CMP, + and - instructions are used, the data (X02) are identified on the display as follows.



6.7 Program Check Operation

This operation is to confirm whether or not the program data written into the CPU memory through the program console are in agreement with the predetermined rules (syntax).

Items subject to program check are as follows.


- Coil duplication error
- Circuit error
- IL/JMP error
- END instruction missing error

Operating procedure




Display

When a program error does not exist



When a program error exists



NOTE

If a program error exists, the address where the error exists and its contents are displayed at each depression of the SEARCH key.

Error conditions

- Coil duplication error
 The "COIL DOUBLE" indicator illuminates when
 the OUT, OUT·NOT, OUT·SR, OUT·NOT·SR, SR,
 KR, TIM, CNT or MOV instructions of the same relay
 number except special auxiliary relays are contained
 in a program.
- 2. Circuit error

The R register and S register are controlled by computing a difference between the number of logical start instructions (LD and LD-NOT) and the number of interblock logical instructions (AND-LD and OR-LD). If the difference is abnormal according to the nature of the instructions used when the result (OUT, OUT-NOT, OUT-SR, OUT-NOT-SR, CNT, TIM, SR, KR, FAL, CMP, MOV, MOV-NOT, +, -, IL, ILC, JMP, JME or END) is executed, it is regarded as a circuit error, and the "CIRCUIT ERROR" indicator illuminates.

3. IL/JMP error

IL and ILC instructions and JMP and JME instructions must be used in pairs.

When this rule is not observed in a program as shown below, "IL/JMP ERROR" indicator illuminates.

- ① ILC(JME) instruction is missing such as IL-IL (JMP-JMP).
- ② IL(JMP) instruction is missing and only ILC (JME) instruction is present.
- The program ends with an IL (JMP) instruction before the END instruction or the last address.
- 4. END instruction missing error
 In the absence of an END instruction at the end of a program, the "END MISS" indicator illuminates.

NOTES:

- If any programming error is discovered, correct the erroneous program in accordance with the program write procedure.
- A circuit error is detected by taking that portion of the circuit from the LD-LD-NOT instruction after an OUT instruction to the next OUT instruction as a unit subject to detection.
- 3. Even if any of the following errors (except the END instruction missing error) occurs, the CPU can still perform the RUN operation. However, be sure to correct the error to execute the proper program.

① Coil duplication error

Circuit errorIL/JMP error

Should an END instruction missing error occur, address 3998
is indicated as the last address on the ADDRESS display if
the address contains a 2-word instruction. In all other cases,
the last address is 3999.

6.8 RUN Operation

This operation is to place the SYSMAC-M1R in the RUN (Program Execution) condition.

Operating procedure




NOTES:

- In the absence of an END instruction in a program, the RUN indicator will not illuminate even if the operation mode of the CPU is changed to "RUN." (Alk keys become inoperative.) At the same time, the "END MISS" indicator illuminates and the alarm buzzer sounds. In this case, change the operation mode to "PROGRAM" and enter an END instruction to correct the program.
- After the CPU start operating, if an error occurs due to CPU failure or I/O bus failure, the RUN indicator goes out and the RUN outputs (control I/O relays) are turned off. All external outputs are also turned off. Refer to 9.4, LIST OF ERROR MESSAGES.
- In other than the RUN mode, all external outputs are turned off. Also, when the "PROGRAM" mode is changed to the "RUN" mode, the CPU is initialized the same as when power is applied.


6.9 Monitor Operation

This operation is to monitor and display the operating state of each relay, the operating state of each bit in the shift register or latching relay, or the present value of each timer or counter during the execution of a program.

- MONITORING OF THE OPERATING STATE OF AN INPUT/OUTPUT RELAY OR INTERNAL AUXILIARY RELAY
- Operating procedure




Display




■ MONITORING OF THE PRESENT VALUE OF A TIMER OR COUNTER

Operating procedure



Display




NOTE:


When the specified timer starts operating, the set time indicated on the ADDRESS display also starts to be decremented toward "0000," while indicating the present value (i.e., remaining time.).

■ MONITORING OF THE OPERATING STATE OF A SHIFT REGISTER OR LATCHING RELAY


Operating procedure



Display



Circuit for exercise and programming example



Addinas	3 OP.	Dele
0200	LD	0100
0201	AND	0101
0202	OR	0120
0203	AND- NOT	0102
0204	OUT	0120
0205	LD	0120
0206	AND	0103
0207	TIM	031
0208		165
0209	LD:TIM	031
0210	OUT	0121
0211	END	-

The operating state of each I/O relay, or internal auxiliary relay, is indicated by the "RELAY COIL" indicator (LED). This indicator illuminates when the state of the specified relay No. is ON and goes out when the state of the specified relay No. is OFF.

The present value of each timer or counter is indicated digitally on the ADDRESS display. When the set time of the specified timer has elapsed (or the set count of the specified counter is up), the "RELAY COIL" indicator illuminates. The operating state of each bit in a shift register or latching relay is indicated by the "RELAY COIL" indicator. This

indicator illuminates when the state of the specified bit number is ON and goes out when the state of the specified bit number is OFF.

Each depression of the 1 or the key subsequent to the depression of the MONITOR key causes a relay number, timer/counter number, or SR/KR bit number to be incremented or decremented by 1. Thus, the operating states of

relays can be monitored consecutively.

5. When the MONITOR key is depressed in the following cases, a beep sound is generated to alert the operator. Check for the proper operating procedure.

(1) In other than RUN mode.

(2) When a symbolic or nume.

(3) When an instruction other

When a symbolic or numeric error exists.

 When an instruction other than OUT, OUT-NOT, OUT-NOT-SR, OUT-SR, TIM, CNT, SR and KR is used.
 When the relay number reaches the upper limit during the monitor operation, each depression of the key causes a beep sound to be generated to alert the operator. Check for the proper operating procedure.


7. When the relay number becomes 0 during the monitor operation, each depression of the [†] key causes a beep sound to be generated to alert the operator. Check for the

proper operating procedure.


6.10 Multi Monitor Operation

This operation is simultaneously to monitor and display the operating states of a maximum of 4 relays, shift registers, latching relays, timers and/or counters during the execution of a program. However, for a timer or counter, only the time-up or count-up condition is monitored.

Operating procedure




Display



NOTES:


- When the output relay No. 0120 registered in the No. 0 monitor operates, the LD indicator on the OP display illuminates.
- When the set time of the timer No. 031 registered in the No. 1 monitor elapses, the AND indicator on the OP display

Circuit for exercise and programming example



Address	(O)	Data
0200	LD	0100
0201	AND	0101
0202	OR	0120
0203	ANDNOT	0102
0204	QUT	0120
0205	LD	0120
0206	AND	0103
0207	TIM	031
0208		165
0209	LD-TIM	031
0210	OUT	0121
0211	END	_

1. During the multi-point monitor operation, the operating states of the relays, etc. registered in the monitor Nos. 0 to 3 displayed on the ADDRESS display will appear in the LD, AND, OR and NOT instruction part of the OP display.



However, the above indicators do not mean that LD, AND, OR and NOT instructions are used during the multi-point monitor operation.

Special auxiliary relays such as those for operation result, FAL area, etc. can also be monitored.


6.11 Trace (Continuity) Check Operation

When a circuit operation is to be checked in a program simulation or test run, this operation allows the operating state of each relay number to be displayed while tracing the programming sequence of the circuit.

Operating procedure

In the circuit for exercise shown on the right, the procedure to check the operating state of from (6120) to in the programming sequence is shown below.





NOTE: The zero key marked [a] may or may not be depressed.


Display

Key	ADDRESS	DATA	*
CLEAR	0000		
<u>□</u>	···[<i>0 0 0 0</i>]··········	0000	
1		0001	
5	- <i>B B B B</i>	(0 0 1 2)	• •
o) <u>[] </u>	
SEARCH	-[<i>B2BB</i>]	(<i>U 12 U</i> ●~	~-(0120) ON ,
<u> </u>	- <i>0201</i>	(<i>0 105</i>) ×	Continuity exists.
<u>†</u>		(<u>0.104</u>) × ∷	0104 Continuity exists.
	-0205)	÷ .
<u>†</u>	<i>□204</i>]	120 TRACE	0120 Continuity exists.
<u>†</u>	·· <u>0 2 0 3</u> ·······	0 103 TRACE	0103 Continuity exists.
1	[<i>0202</i>]\$	<u>0 102</u>	No continuity exists.
<u>†</u>	··· <u>0 2 0 1</u> ·······	TRACE	0101 Continuity exists.
1		0 (00)	0100 No continuity exists.

NOTES:

- The above example shows the case where relays 0101, 0103, 0105 and 0150 are in the ON state and relays 0100, 0102 and 0104 are in the OFF state.
- In the circuit shown on the upper right, is clear that 0120 is caused to turn on by the circuit shown by the bold line.

Circuit for exercise and programming examples



Address	Z@₽€	Date
200	LD	0100
201	AND	0101
202	AND	0102
203	LD	0103
204	AND	0120

/ACIDITORS	· 作歌(B) (2) · · · ·	Davie
205	OR LD	
206	ANDNOT	0104
207	AND	0105
208	OUT	0120
209	END	

NOTES:

- The following three methods of trace check are available.
 - Check starting from address 0000
 - Check starting from an OUT instruction.
 - Refer to the foregoing operating procedure.

Check starting from an END instruction

 $\mathbb{R}^{m} \to \mathbb{R}^{m} \to \mathbb{R}^{m}$ In general, an OUT instruction is first searched, and then the continuity of that block is checked according to the

programming sequence.

2. The "TRACE" indicator illuminates when continuity exists and goes out when no continuity exists. At the address of AND LD, OR LD, 2nd word of a 2-word instruction, IL, ILC, JMP, JME, SR, MOV, MOV NOT, CMP, +, -, FAL, TR or END instruction, the "TRACE" indicator also goes out.


A beep sound is generated upon depression of the key after the address number has reached "3999." A beep sound is also generated upon depression of the key when the address number is "0000."

6.12 Forced Set/Reset Operation


This operation is to set or reset by force the operating state of each latching relay, the operating state of each SR bit, or the present value of each timer or counter during the execution of a program. In this forced set/reset operation, the operating state of a relay is caused to be set or reset only the instant the SET or RESET key is depressed, and subsequent circuit operation is the same as originally programmed.

■ SET/RESET OPERATION OF THE LATCHING RELAY

Operating procedure




Display




■ SET/RESET OPERATION OF THE PRESENT VALUE OF TIMER AND COUNTER

• Operating procedure




Display



■ SET/RESET OPERATION OF THE SHIFT REGISTER


Operating procedure



Display

Key	ADDRESS	DATA	
CLEAR · · · ·	[0 0 0 0]		
SR	0000		
5	0000		
3			* .
MONTOR		MONITOR SR S S S November 1 S S S S November 1 S S S S S November 1 S S S S S S S S S S S S S S S S S S	SR bit 053 is OFF,
SET		SR MONITOR MONITOR	SR bit 053 is set (ON).
g RESUT	is a second of the secon	SR MONITOR	SR bit 053 is reset (OFF).

Circuit for exercise and programming example



/Avalations	୍ତି ଜାୟ 🛴	Define.
0200	LD	0100
0201	AND	0101
0202	LD-NOT	0100
0203	AND	0102
0204	KR	377
0205	LD-KR	377

Avelencess	(0):2	Date
0206	AND	0103
0207	TIM.	031
0208		165
0209	LD-TIM	031
0210	OUT	0121
0211	END	

NOTES:

- Forced set/reset of the operating state of a latching relay.
 When the SET key is depressed, the operating state of the specified relay number is forcedly turned ON and the "RELAY COIL" indicator illuminates. When the RESET key is depressed, the operating state of the specified relay number is forcedly turned OFF and the "RELAY COIL" indicator goes out.
- 2. Forced set/reset of the present value of a timer or counter. When the SET key is depressed, the present value of the specified timer or counter number is forcedly cleared to zero and the "RELAY COIL" indicator illuminates. When the RESET key is depressed, the present value of the specified timer or counter number is forcedly returned to the preset value and the "RELAY COIL" indicator goes out.
- Forced set/reset of the operating state of an SR bit.
 When the SET key is depressed, the operating state of the
 specified bit number is forcedly turned ON and the "RELAY
 COIL" indicator illuminates.

When the RESET key is depressed, the operating state of the specified bit number is forcedly turned OFF and the "RELAY COIL" indicator goes out.

- The forced set/reset function is applicable only to latching relays, timers/counters and shift registers.
- When the SET or RESET key is depressed in any of the following cases, a beep sound is generated to alert the operator. Check for the proper operating procedure.
 In the CASSETTE or PROM WRITER mode
 - 2 During other than the monitoring operation in the RUN mode
 - 3 When setting other than the address setting and timer or counter data setting is performed in the PROGRAM mode.
 - 4 While a relay other than latching relay, timer or counter and shift register is being monitored.


6.13 Instruction Search Operation

When a circuit change is to be made in a program simulation or test run, this operation allows an address where an instruction or relay number has been written in a program to be searched.

■ SEARCH OPERATION OF INSTRUCTION WORD

Operating procedure






NOTE: The zero key marked o may or may not be depressed.

Display

and the second of the second o	
Key ADDRESS DATA	
шы <u> </u>	
AND GGGGG	
1	
○	
3 3 3 3 3 3 3 3 3 3 3	SEARCH" indicator
SARD	luminates only or a moment during EARCH operation.
<u> </u>	
QLM	
™	
⊙	
	'SEARCH" indicator
- kard []	lluminates only for a moment during SEARCH operation.
•	

NOTE: The zero key marked o may or may not be depressed.

Circuit for exercise and programming example




Address	- OP	Date
0200	LD	0100
0201	AND	0101
0202	OR	0120
0203	AND	0103
0204	AND	0104

Address	OP	Data
0205	OUT	0120
0206	LD	0120
0207	TIM	003
0208		35
0209	END	

NOTES:


- When the SEARCH key is depressed after entering an instruction, the first address where the instruction is stored is displayed. Continued depression of the SEARCH key causes all the addresses containing this instruction to be searched until the END instruction is encountered.
- 2. When the set value of a TIM, CNT instruction is to be searched, the TIM, CNT instruction must be searched before depressing the 1 key. (The set value cannot be called directly.) The same holds for other 2-word instructions.
- The "SEARCH" indicator illuminates momentarily while the address of the specified instruction is being searched and goes out upon completion of the search operation.



SEARCH OPERATION OF RELAY NUMBER


Referring to the circuit for exercise and programming example shown below, an example of searching relay No. 0120 throughout all addresses is explained here.

Operating procedure




NOTE: The zero key marked o may or may not be depressed.

Display



Circuit for exercise and programming example



NOTES:

1. Depress the RELAY CONTACT key, enter the relay number (also depress the OP key in case of a TIM, CNT, SR, KR or TR instruction), and depress the SEARCH key respectively until the last address of a program.

The CPU stops at each pertinent address where the relay number being searched is located.

In other words, the relay number search operation is executed from the address being presently displayed to the address when an END instruction is located or to the last address.

Accordingly, if another relay number is to be searched continuously, depress the CLEAR key once.

- The second word of a 2-word instruction (TIM, CNT, MOV, CMP. +. —) cannot be searched.
- The "SEARCH" indicator illuminates momentarily while the address of the specified relay No. is being searched and goes out upon completion of the search operation.




6.14 Contact (Coil) Number Change Operation

This operation is to change the contact (or coil) number in a program due to a circuit modification.


Operating procedure


Referring to the circuit for exercise and programming example shown on the right, an example of changing output relay No. 0120 to 0125 is explained here.




NOTE: The zero key marked o may or may not be depressed.

Display





• Circuit for exercise and programming example



Address	OP P	Data
0200	LD	0100
0201	AND	0101
0202	LD A	0120
0203	ANDNOT	0102
0204	OR-LD	

	- 1 <u> </u>	
Address	OP	Data
0205	AND	0103
0206	ANDNOT	0104
0207	OUT	0120
0208	END	
	_ :	-

NOTES:

- 1. After an OUT instruction has been searched, depress the two continuously to decrement the address number until the address where the contact (coil) number is to be changed. The instruction to be changed at an intended address may be searched directly. However, the same instruction may in some cases be stored in other memory addresses of the same program. Therefore, it is necessary to check instructions before and after the intended address. Since no two OUT instructions with an identical relay number exist in one program, the instruction to be changed can be found easily and quickly by first searching the OUT instruction and then searching before and after the OUT instruction.
- When changing an instruction, the contact (coil) number setting is also required.
- When a 2-word instruction is changed to a 1-word instruction, the 2nd word of the 2-word instruction is deleted and all the address numbers after the changed instruction will be decremented by 1.
- mented by 1.

 When a 1-word instruction is changed to a 2-word instruction, an address where the 2nd word of the 2-word instruction is to be entered will be automatically secured and all the address numbers after the changed instruction will be incremented by 1. In this case, the "PROGRAM OVER" indicator will illuminate unless the last address has space for 1 word, prohibiting the instruction from being written into memory.
- 5. When the 1st word of a 2-word instruction is changed, note
- that the 2nd word of the instruction will be changed to 000.

 6. When an OUT, TIM, CNT, SR, KR, MOV, + or instruction is to be changed to another instruction, also check the circuit related to the instruction.
- In the above operating procedure, the CLEAR DISPLAY key may be omitted from key entry.
- may be omitted from key entry.


 8. After the contact (coil) number has been changed, be sure to perform the Program Check operation (→ → to confirm that the program is free from any programming error.
- A beep sound will be generated upon depression of the interpretation after the address number has reached "3999." A beep sound will also be generated upon depression of the interpretation with address number is "0000."


6.15 Contact (Coil) Addition Operation

This operation is employed when the contact (or coil) number is to be added due to a circuit modification.

Operating procedure


In the following the procedure of adding ______ between ______ and ______ is shown.






NOTE: The zero key marked o may or may not be depressed.

Display



NOTE: The zero key marked o may or may not be depressed:

Circuit for exercise and programming example



Before insertion

Address	(0)Pas	Date
0200	LD	0100
0201	AND	0101
0202	LD	0125
0203	ANDMOT	0102
0204	OR·LD	

1 to		200
Additions	(OP*)	Dari
0205	AND	0103
0206	ANDNOT	0104
0207	OUT.	0125
0208	END	

T

After insertion

Avdoliess	(OP)	(Date)
0200	LD	0100
0201	AND	0101
0202	LD	0125
0203	ANDNOT	0102
0204	OR-LD	

/A@dipess	#2 * OP * 5	Data
0205	AND	0103
0206	AND	0105
0207	ANDNOT	0104
0208	OUT	0125
0209	END	1.50

NOTES:


- When a 2-word instruction is inserted, the address where the 2nd word of the 2-word instruction is to be entered will be automatically secured.
- automatically secured.

 3. If a "Program Over" condition occurs as a result of the instruction insertion, the "PROGRAM OVER" indicator illuminates and a beep sound is generated to alert the operator.
- 4. If an attempt is made to insert an instruction into the address where the 2nd word of a 2-word instruction has been set, a beep sound is generated to signal the operator that the instruction cannot be inserted.
- In other than the PROGRAM mode, no instruction can be inserted and a beep sound is generated to alert the operator.
- 6. After the instruction to be inserted has been entered, depression of the INSERT key two or more times in succession will be ignored and no instruction can be entered. In this case, a beep sound will also be generated to alert the operator.
- After the insertion of the instruction, confirm instructions before and after the inserted address.
- After the contact (coil) number has been inserted, be sure to perform the Program Check operation (w → w) to confirm that the program is free from any programming
- When the user memory is not equipped fully with 4K words of RAMs, no "PROGRAM OVER" check can be performed.

6.16 Contact (Coil) Deletion Operation


This operation is to delete contact (or coil) number(s) from a program due to a circuit modification.

Operating procedure




NOTE: The zero key marked o may or may not be depressed.

Display



Circuit for exercise and programming example



Before deletion

Addices	4 00	Date
0200	. L'D. v. e	0100
0201	AND	0101
0202	LD	0125
0203	ANDNOT	0102
0204	OR-LD	

Acieness	^ (QP) #*	Date
0205	AND	0103
0206	AND	0105
0207	ANDNOT	0104
0208	OUT	0125
0209	END	

After deletion 5

/ave(e)(0.55	108	Date
0200	TED TO SE	0100
0201	AND	0101
0202	LD.	0125
0203	ANDNOT.	0102
0204	OR LD	
	-	

/Agithese		Date
0205	AND	0103
0206	AND	0105
0207	OUT	0125
0208	END	
0209		
47.74		


NOTES:

- 1. Search an OUT instruction, depress the 1 key to advance the program up to the address where the instruction to be deleted is located, and depress the DELETE key twice in succession. All the address numbers after the deleted instruction will automatically be decremented by 1. The reason for depressing the DELETE key twice is to prevent an instruction from being deleted accidentally due to an erroneous key operation. The first depression of the key causes a beep sound to be generated to signal the preparation for an instruction deletion. The second and each subsequent depression of the key cause instructions to be deleted one by one.
- When a 2-word instruction (TIM, CNT, MOV, +, or -) is deleted, the address where the address of the 2nd word is located will also be deleted automatically.
- Only the 2nd word of a 2-word instruction (TIM, CNT, MOV, +, —) cannot be deleted. A beep sound generated if an attempt is made to do so.
- After the instruction has been deleted, confirm instructions before and after the deleted address.


- 5. After the deletion of the instruction, be sure to execute the Program Check operation (□ → □ □). Particularly, the program check is mandatory when input, output or clock contact of such an instruction as TIM, CNT, SR or KR is deleted
- When the DELETE key is depressed in the CASSETTE, RUN or PROM WRITER mode, a beep sound is generated to alert the operator.

7. EPROM Chip and Cassette Tape Handling

7.1 Basic Functions



7.2 RAM and EPROM Chip Handling



User program memory

Memory No. 0 : Address 0000 ~ 1023 Memory No. 1 : Address 1024 ~ 2047 Memory No. 2 : Address 2048 ~ 3071 Memory No. 3 : Address 3072 ~ 3999

TO USE RAM MEMORY

- 1. Set the RAM/ROM selector switch to the "RAM"
- 2. Mount RAM chip(s) in the user program memory area (Memory No. $0 \sim 3$).

NOTE: Applicable memory element: 5516 or its equivalent

CAUTION:

Do not turn the RAM/ROM selector switch to the "ROM" position while the RAM memory is in use, or the program may be destroyed.

■ TO USE ROM MEMORY

- Set the RAM/ROM selector switch to the "ROM"
- 2. Mount ROM chips in the user program memory area (Memory No. $0 \sim 3$).

NOTE: Applicable memory element: 2716 or its equivalent

NOTES:


- Do not remove or insert any user program memory chip (RAM/ROM) while power is being applied to the SYSMAC-
- M1R. Otherwise, the memory chip may be destroyed.
 Completely erase the EPROM and then write data into the EPROM. The contents of the EPROM are erased by irradiating ultraviolet rays on the EPROM surface through the erase window. The EPROM cannot be erased completely if the irradiation by ultraviolet rays is insufficient. Therefore, be sure to observe the specified erase time. Whether or not the EPROM has been erased completely can be confirmed by the EPROM Verify operation. (Refer to paragraph 7.10, Errors in PROM WRITER or CASSETTE Mode.)
- Erase time

Completely erase the EPROM according to the specifications of the eraser to be used.


- Frequency of re-programming Limit the frequency of re-programming the EPROM to 7 times. If the EPROM is re-programmed more than 7 times, the EPROM may malfunction.
- Program protection To sustain the reliability of the EPROM, place the EPROM in a protective case or wrap it in aluminum for if it is not to be used for an extended period.
- Handling EPROM The EPROM is susceptible to static electricity being carried in the human body. When handling the EPROM, avoid touching its pins as much as possible.
- Removal of EPROM The EPROM can be inserted or removed while power is being applied to the SYSMAC-M1R. However, never remove the EPROM chip during the EPROM write, read, or verify operation.
- After the program debugging, be sure to attach a light-shielding seal to the erase window in order to maintain the reliability of the EPROM chip.

7.3 EPROM Write Operation

This operation is to transfer the contents of any of the memory Nos. 0 ~ 3 in the user program (RAM/ROM) memory area to the EPROM chip mounted on the PROM writer socket.




Operating procedure



→[0]~[3]-[±]

Display



- on the DATA display indicates that the EPROM
- Write operation is being executed.

 on the DATA display indicates that the EPROM Write operation has been completed. The next address for
- EPROM write is indicated on the ADDRESS display.

 For example, to perform the EPROM Write operation from memory No. 1, depress the CLEAR key, specify memory No. 1 by depressing numeric key and then depress the RECORD key.

NOTES:


- One of memory Nos. 0 ~ 3 must be specified. However, when the EPROM Write operation is to be performed successively from the memory No. 0, this memory number designation is not required.
- Upon depression of the RECORD key, EPROM erase cneck
- is performed, and then the EPROM Write operation will start.

 3. During the EPROM Write operation, if the power is turned off, or the EPROM chip is removed, the EPROM Write will be interrupted. In such a case, retry the EPROM write operation from the beginning after erasing the EPROM chip, or use other EPROM area
- During the EPROM Write operation, no PROGRAM key input will be accepted.
- When any error occurs during the EPROM Write operation, the buzzer issues intermittent beep sounds to alert the operator.


- After the EPROM Write operation, be sure to perform the EPROM Verify operation to check if the data have been
- written properly into the EPROM.
 To stop the EPROM Write operation under execution, either depress the CLEAR key or operate the mode selector switch (to other than the PROM WRITER position).

7.4 EPROM Read Operation


This operation is to transfer the contents of the EPROM chip (mounted on the PROM writer socket) to any of the memory Nos. 0 ~ 3 in the user program (RAM) memory area.



Operating procedure



Display



on the DATA display indicates that the EPROM

Read operation is being executed.

on the DATA display indicates that the EPROM Read operation has been completed and the next address for EPROM read is indicated on the ADDRESS display.

For example, to transfer the EPROM chip data into memory No. 1, depress the CLEAR key, specify memory No. 1 by depressing numeric key 1 and then depress the PLAY key.

NOTES:

One of memory Nos. 0 ~ 3 must be specified. However, when the EPROM Read operation is to be performed successively from the memory No. 0, this memory number designation is not required.

During the EPROM Read operation, if the power is turned off or the EPROM chip is removed, the EPROM read will be interrupted. In such a case, retry the operation from the

When an error occurs during the EPROM Read operation, the buzzer issues intermittent beep sounds to alert the operator.


Be sure to perform the EPROM Verify operation to check if the data have been read properly by the RAM.

Upon completion of the EPROM Read operation, the specified memory No. will be indicated on the MEMORY No. display.


To stop the EPROM Read operation under execution, either depress the CLEAR key or operate the mode selector switch (to other than PROM WRITER).

7.5 EPROM Verify Operation


This operation is to verify the contents of the EPROM chip (mounted on the PROM writer socket) against the contents of any of the memory Nos. 0 ~ 3 in the user program (RAM) area.




Operating procedure



Display





on the DATA display indicates that the EPROM

Verify operation is being executed.

23

on the DATA display indicates that EPROM Verify operation has been completed and the next address for EPROM verify is indicated on the ADDRESS display.

For example, to perform EPROM Verify operation between the EPROM chip and memory No. 1, depress the CLEAR key, specify memory No. 1 by depressing numeric key 1, and then depress the VERIFY key.

NOTES:

One of memory Nos. 0 ~ 3 must be specified. However, when the EPROM Verify operation is to be performed successively from the memory No. 0, this memory number

designation is not required.

2. During the EPROM Verify operation, if the power is turned off, or the EPROM chip is removed, the EPROM Verify operation will be interrupted. In such a case, retry the operation from the beginning.
When an error occurs during EPROM Verify operation, the


buzzer issues intermittent beep sounds to alert the operator.

To stop the EPROM Verify operation under execution, either depress the CLEAR key or operate the mode selector switch (to other than the PROM WRITER position).

7.6 Cassette Tape Handling

As a method of keeping user programs in storage, data may be recorded on a cassette tape by using a commercially available cassette tape recorder.

In the following, a general operational flowchart is shown.




7.7 Tape Write Operation

This operation is to record the contents of the user program (RAM/ROM) on a cassette tape.

 Operating procedure Refer to 7.6, Cassette Tape Handling.

Display



NOTES:

- Upon completion of the Tape Write operation, be sure to perform the Tape Verify operation to confirm that the data have been recorded on the tape properly.
- Error detection cannot be performed during the Tape Write operation. Even if the tape does not run, data will be transferred unilaterally from the RAM/ROM. So, be sure to confirm that the tape is running smoothly.
- If the power is turned off or the cassette is ejected during the Tape Write operation, the tape write will be interrupted. Retry the tape write operation from the beginning.
- During the Tape Write operation, no PROGRAM key input will be accepted.
- For the Tape Write operation, use the WRITE → MIC jack to connect one of the cassette tape interface cords. For subsequent verify operation, use VERIFY READ \leftarrow EAR jack.
- To stop the Tape Write operation under execution, either depress the CLEAR key or by operate the mode selector witch (to other than the CASSETTE position)
- 7. Any 4-digit file number may be designated by the user.


7.8 Tape Read Operation

This operation is to transfer the program data recorded on the cassette tape into user program (RAM).

Operating procedure Refer to 7.6, Cassette Tape Handling.

Display

Key	ADDRESS	DATA	
CLEAR	[0 0 0 0]	<u>c 0</u>	
1	0001	<u>c 0</u>]
2	0012	c G	File number designation
3	····· <u>0 123</u> ······	c 0	designation
4	····[1234]·····	<u>c </u>	J



NOTES:

- Upon completion of the Tape Read operation, be sure to perform the Tape Verify operation to confirm that the data have been transferred properly from the tape to the RAM.
- 2. If the power is turned off or the cassette is ejected during the Tape Read operation, the tape read will be interrupted. Retry the tape read operation from the beginning.


 3. During the Tape Read operation, no PROGRAM key input
- will be accepted.
- Be sure to set the volume control and tone control of the cassette tape recorder to maximum.
- To stop the Tape Read operation under execution, either depress the CLEAR key or operate the mode selector switch (to other than the CASSETTE position).
- 6. If the file number does not coincide with the file number recorded in the Tape Write operation, this condition is regarded as an error and no Tape Read operation will be performed.
- File number entry must be performed before running the tape for read.

7.9 Tape Verify Operation

This operation is to verify the contents of user program (RAM/ROM) against the programmed data recorded on a cassette tape.

Operating procedure Refer to 7.6, Cassette Tape Handling.

Display



NOTES:

- If the power is turned off or the cassette tape is ejected during the Tape Verify operation, the tape read will be interrupted. Retry the Tape Verify operation from the beginning.
- During the Tape Verify operation, no PROGRAM key input will be accepted.
- Be sure to set the volume control and tone control of the cassette tape recorder to maximum.
- To stop the Tape Verify operation under execution, either depress the CLEAR key or operate the mode selector switch (to other than the CASSETTE position).


- If the number does not coincide with the file number recorded in the Tape write operation, the condition is regarded as an error and no Tape Verify operation will be performed.
- performed.

 6. File number entry must be performed before running the tape for verify.

7.10 Errors in PROM WRITER or CASSETTE Mode

In the PROM WRITER or CASSETTE mode, the following indications may appear on the ADDRESS and DATA displays, respectively.

Display




■ DESCRIPTION OF ERROR MESSAGE

PROM Mode

Ojabilarion)	নিগ্ৰু গেৰুগ্ৰুগ্ৰ	Description of message
EDDOM	166	Verify error (as a result of verify check for each written word)
EPROM write	1£.7	Erase check error (as a result of the EPROM erasure check before EPROM write)
EPROM verify	366	Verify error (as a result of EPROM Verify operation)

CASSETTE Mode

CASSETTE Mode					
Oreigion	Enr⊙r message				
	26 1	Framing error (2 stop bits do not exist for one start bit)			
	242	CRC check error (as a result of CRC check of one block (128 words or 256 bytes) of data)			
	263	Time out error (HEADER 2 (device or file number) is not output within 35 sec after the start of the tape read operation.)			
Tape read	764	Format error (Initializer or separator code is abnormal.)			
	267	Device name error (The device name is other than the code "8180" of the SYSMAC-M1R in the tape read operation.)			
	268	File number error (The recorded file number does not coincide with the file number entered by key operation.)			
	3E 1	Framing error (2 stop bits do not exist for one start bit.)			
	362	CRC check error (as a result of the CRC check of one block (128 words or 256 bytes) of data.)			
	363	Time out error (HEADER 2 (device or file number) is not output within 35sec after the start of tape verify operation.)			
Tape verify	364	Format error (Initializer or separator code is abnormal.)			
4CITIY	366	Verify error (Data recorded on the tape does not coincide with that stored in the user program memory.)			
	3 2 7	Device name error (The device name is other than the code "8180" of the SYSMAC-M1R in the tape verify operation.)			
	3 t 8	File number error (The recorded file number does not coincide with the file number entered by key operation.)			



NOTE:

For information on the Graphic programming console (CRT) Model SCY-CRT10-81E(-82E), please refer to the OMRON Graphic Programming Console Model SYSMAC-CRT10 User's Manual (Cat. No. W50-E1) published under separate cover.

8. Installation and Wiring

The SYSMAC-M1R is a highly reliable programmable controller which is resistant to adverse environmental conditions. However, in order to permit the programmable controller to fully exhibit its functions, as well as to enhance its reliability, care must be exercised on the following points when installing the programmable controller.

8.1 Mounting Locations and Environmental Conditions


When installing the SYSMAC-M1R programmable controller, avoid the following locations.

- Location where the ambient temperature is beyond the range of 0 to 50°C.
- Location where temperature changes abruptly, thus resulting in condensation.
- Location where relative humidity exceeds the range of 30 to 90%.
- Location subject to corrosive gas or flammable gas.
- Location subject to excessive dust, salt, or iron particles.
- Location subject to vibration or shock.
- Location subject to direct sunlight.


8.2 Mounting Positions within Control Panels

When mounting the SYSMAC-M1R in a control panel, take into consideration the operability, maintenability and environmental resistance of the programmable controller.


- To permit the use of the SYSMAC-M1R within the ambient operating temperature range, pay attention to the following points.
 - a. Provide the programmable controller with adequate space for ventilation.
 - b. Avoid mounting the controller directly above any heat generating sources (heater, transformer, resistor of high capacity).
 - c. Install a fan for forced ventilation if the ambient temperature exceeds 50°C.



- 2. Avoid mounting the SYSMAC-M1R in a panel in which high-tension equipment is installed.
- 3. Provide a distance of more than 200mm between the high-tension or power lines and the SYSMAC-M1R.




4. Mount the SYSMAC-M1R as far away as possible from high-tension equipment or power devices for the sake of safety in maintenance and operation.




 Mounting the SYSMAC-M1R at a height 1,000 to 1,600mm above the installed surface of the control panel will facilitate the operation of the programmable controller.

8.3 How to Install within Control Panels

1. When mounting the SYSMAC-M1R programmable controller within a control panel, the CPU rack is normally mounted above the expansion I/O rack with each unit secured to the mounting panel within the control panel. When mounting an expansion I/O rack at the side of the CPU rack, the expansion I/O rack must be located on the left side of the CPU rack. A mounting space of 70 ~ 120mm is required between the CPU rack and an expansion I/O rack or between any two expansion I/O racks for vertical mounting, with consideration given to the space required for wiring ducts and the method of wiring.




2. Mounting dimensions




3. Wiring ducts

Use of wiring ducts is recommended for the external wiring of I/O units. Provide each wiring duct with a mounting base to facilitate the wiring from each I/O unit so that the height of the wiring duct becomes nearly the same as that of the expansion I/O rack.




8.4 Processing of Wiring within Control Panels

- 1. Pay attention to the following points for wiring within a control panel.
- Avoid accommodating the power supply cable (5V) for expansion I/O rack and the I/O connecting cable in the same duct for other wiring.
- Use twisted pair wires of 2mm² min. as the power supply cable (DC 5V, 0V) for expansion I/O rack and keep them separate from high-tension or power lines and input/output lines.
- Connect the ground wire to the terminal G on the operating panel of the CPU rack. Use a wire of more than 2mm² for grounding.
- Complete the wiring so that the I/O lines do not touch the CPU rack.
- Complete the wiring so as to facilitate the mounting and removal of I/O units.
- Complete the I/O wiring so that the I/O operation indicators on each I/O unit is easily visible.



2. About wiring and power supply



NOTE: * Refer to Section 8.7 for the hints on use of the externally operated I/O relay contact,


- Power supply capacity
 - The power consumption of the SYSMAC-M1R is less than 110VA. However, upon power application, inrush current of about 5 times the steady-state current will flow through the programmable controller. Take this point into account.
- Before power application, be sure to set desired supply voltage using the voltage selector socket. (This socket is factory-set to AC 240V prior to shipment.) Also confirm that the power switch located at the lower right side of the CPU is in the "ON" position. (This switch is factoryset to the ON position prior to shipment.)
- As the power supply line of the SYSMAC-M1R, employ a wire of 2mm² min. so as to prevent voltage drop. (Use of twisted pair wires is recommended.)
- For general noise on the power supply line, the noise suppressing circuit in the SYSMAC-M1R is sufficient. However, supplying power through a transformer having a transformer voltage ratio of 1:1 will help reduce equipment-to-ground noise to a great extent and installation of such a transformer is recommended. Terminal G of the I/O unit is a ground terminal used for prevention of electric shock. Use an exclusive ground wire (having a conductor cross-sectional area of 2mm² min.) for grounding at a grounding resistance of less than 100Ω.

Terminal E is a noise filter neutral terminal and the grounding is not basically required. In case of a large noise which may cause an erroneous operation, E and G are short-circuited for exclusive grounding (at a grounding resistance of less than 100Ω).


Note that common use of the grounding line with other equipment or connecting to the beam of the building may adversely affect the system.

Keep the length of the ground wire within 20m. Care must be taken to the grounding resistance as it varies depending on the nature of ground, water content, season and the time elapsed after the underground laying of the ground wire.

Supply voltage setting method



· Grounding with other equipment



8.5 Operation at Power Failure


- 1. As the power supply of the SYSMAC-M1R, supply power within +10%, -15% of the supply voltage.
- The power sequence circuit is incorporated in the power supply unit of the SYSMAC-M1R to prevent the programmable controller from malfunctioning due to a momentary power failure or a decrease in the supply voltage.
 - a. Supply voltage drop
 If the supply voltage drops below its 85%, the operation of the SYSMAC-M1R stops, causing external output relays to turn off.
 - b. Momentary power failure

0 ~	1 ~	2 cycle
Ignores	Indefinite	Detects power failure

- 1. The SYSMAC-M1R ignores a momentary power failure not exceeding 1 cycle of power frequency.
- The SYSMAC-M1R either ignores or detects a momentary power failure exceeding 1 cycle but not exceeding 2 cycles of power frequency.

3. Should a momentary power failure exceeding 2 cycles of power frequency occur, the CPU detects the power failure and stops. The CPU restarts upon recovery from the power failure. The contents of the respective timers, auxiliary relays and output relays before the power failure are cleared.


CPU RUN/STOP Timing Chart



 c. Automatic reset
 The SYSMAC-M1R will automatically resume its operation after the supply voltage (more than 85%) is restored.

equipment 8.6 External Wiring


- Be sure to process the input/output lines of the SYSMAC-M1R separately from other control lines. (Do not share the conductors of the I/O cable with others.)
- 2. To process the cables for the SYSMAC-M1R with power cables rated at 400V 10A max. or 220V 20A max.:
 - a. Be sure to provide a minimum distance of 300mm between both cables when their racks are paralleled.
 - b. Be sure to screen them with grounded metal plate when both cables are placed in the same duct at the termination process of the cable laying work.



8.7 Hints on Use of Externally Operated I/O Relay

CPU failure output


This output is a no-voltage contact (SPST-NO) output which is activated (ON) when a CPU failure or I/O bus failure occurs while the CPU is in the RUN mode.



RUN output


This output is a non-voltage contact (DPST-NO) output which is activated (ON) while the CPU is in the RUN mode. The output, however, is inactivated (OFF) whenever one of the following conditions occur:

- (1) When a CPU or I/O bus failure occurs.
- (2) When mode other than RUN is set.
- (3) When a momentary power failure occurs.
- (4) When the supply voltage drops below 85% of the rated voltage.
- (5) When the fuse in the CPU has blown out.



OUTPUT INHIBIT input

When the OUT INHIBIT input terminals are short-circuited (i.e., closed), the output relays release and when the input terminals are disconnected (i.e., open), the output relays operate.



When contacts are open: When contacts are closed:

All output relays are in the ON state.
All output relays are in the OFF state.

8.8 Interfacing Solid-state Input Devices


When using solid-state input devices, pay attention to the output forms of solid-state input sensors.

Examples of interfacing Control I/O (C I/O) units of SYSMAC-M1B with OMBON proximity or photoelectric

SYSMAC-M1R with OMRON proximity or photoelectric switches are shown below.

8.8.1 Type SCYM1-IA101/-IA201

AC two-wire system type: This type can be used conditionally.




Applicable models

OMRON proximity switches

TO SERVE SERVE	31 AC 110/4 120V	740V
THE XEME SAME, THAM DELYNG, THE MEYALA THE BASO FERSONS OF AS	Ο.	0
THE KY (BIDHY) SORES ALL SOCIO (DE 180) CAPANGY A	** · · o	×
TO YS (Entrol(5)) sects 452 Metry Coveres	X	X
O: Can be used. X: Cannot be used.		


2. AC three-wire system type: This type can be used.



Applicable models
 OMRON photoelectric switches
 Type E3A-□Z□ series

8.8.2 Type SCYM1-ID011

NPN output type:
 This type cannot be used.



Models not applicable


■ OMRON proximity

OMRON proximity switches Type TL-X□(M) series (+V: DC 10 to 14V) Type TL-G□/-Q□ series (+V: DC 12V)

(+V: DC 12V)

NOTE: * Type TL-G□ is not equipped with a diode.


Type TL-Q□ incorporates a capacitor (0.01μF) instead of a diode.



Models not applicable

■ OMRON proximity switches
Type E2M-□□ series
(+V: DC 12V)


This type can be used conditionally.



Application models

■ OMRON proximity switches
Type E2K-C25ME□ series
(+V: DC 10 to 40V)

This type can be used conditionally.



Condition of use: +V1 at DC 15 to 30V (+V at DC 10 to 30V)


Applicable models

• OMRON proximity switches
Type TL-N(F/H)□ME□

[+V1: DC 15 to 30V)

(+V: DC 10 to 30V)]

This type can be used conditionally.



Condition of use: +V1 at DC 15 to 30V (+V at DC 10 to 30V)


Applicable models

OMRON proximity switches

Type TL-MDED

[+V1: DC 15 to 30V]

This type cannot be used. (Use Type SCYM1-ID022 Input Unit.)




Models not applicable

• OMRON proximity switches

Type TL-X□E□ series

(+V: DC 10 to 40V)

This type cannot be used. (Use Type SCYM1-ID022 Input Unit.)




Models not applicable

OMRON photoelectric switches
Model E3S series
Model E3S-L series
Model E3S-X series
Model E3S-X series
Model E3N series
(+V: DC 12 to 24V)


SVSMAC-M1B

2. NPN open collector type: This type cannot be used. (Use Type SCYM1-ID022



Models not applicable


● OMRON proximity switches
Type TL-XP□(M) series
(+V: DC 10 to 30V)
Type E2M-□P□ series
(+V: DC 24V)



Models not applicable

OMRON proximity switches
Type TL-LP50
(+V: DC 10 to 30V)


This type cannot be used.



Models not applicable:

OMRON proximity switches
Type TL-XD

3. PNP output type: This type can be used conditionally.




Applicable models

• OMRON proximity switches

Type E2K-C25MF□ series

(+V: DC 10 to 40V)




Condition of use: +V at DC 12V max.

Applicable models

OMRON proximity switches
Type TL-X□F□ series
(+V: DC 10 to 40V)

4. PNP open collector type:
This type can be used conditionally.




Applicable models

OMRON proximity switches
Type TL-XP□(M)P
(+V: DC 10 to 30V)

Type SCYM1-ID022 8.8.3

NPN output type:

This type cannot be used.



Models not applicable

• OMRON proximity switches


Type TL-X□(M) series

(+V: DC 10 to 14V) Type TL-N□/-H□/-F□ series (+V: DC 12V)

Type TL-G□/-Q□ series
(+V: DC 12V)


NOTE: * Type TL-G□ is not
equipped with a diode.
Type TL-Q□ incorpo-

rates a capacitor (0.01µF) instead of a diode.



Models not applicable OMRON proximity switches
Type E2M-□□ series
(+V: DC 12V)


This type can be used conditionally.



Applicable models

OMRON proximity switches Type E3K-C25ME□ series (±V: DC 10 to 40V)

This type can be used conditionally.




(+V at DC 10 to 30V)

Applicable models

OMRON proximity switches Type TL-N(F/H)□ME□ [+V1: DC 24V +10%, -15% (+V: DC 10 to 30V))

This type can be used conditionally.




Condition of use: +V1 at DC 24V (+V at DC 10 to 30V)

Applicable models

OMRON proximity switches Type TL-M□E□ [+V1: DC 24V +10%, -15% (+V: DC 10 to 30V)]


This type can be used conditionally.



Applicable models

OMRON proximity switches Type TL-X□E□ series (+V: DC 10 to 40V)

This type can be used conditionally.



Condition of use: +V1 at DC 24V


Applicable models

OMRON photoelectric switches Model E3S series Model E3S-L series Model E3S-G series Model E3S-X series Model E3N series

(+V: DC 12 to 24V)

2. NPN open collector type:


This type can be used conditionally.



Condition of use: +V1 at DC 24V $^{+10\%}_{-15\%}$


Applicable models

OMRON proximity switches Type TL-XP□ (M) series (+V: DC 10 to 30V) Type E2M-□P□ series (+V: DC 24V)



Applicable models

OMRON proximity switches
Type TL-LP50 (+V: DC 10 to 30V) This type can be used conditionally.




Condition of use: +V1 at DC 24V $^{+10\%}_{-15\%}$ (+V at DC 8 to 40V)

Applicable models

OMRON proximity switches
Type TL-XD [+V1: DC 24V +10%, -15% (+V: DC 8 to 40V)]


PNP output type:

This type cannot be used. (Use Type SCYM1-ID011 Input Unit.)



Models not applicable


OMRON proximity switches Type E2K-C25MF□ series (+V: DC 10 to 40V)



Models not applicable **OMRON** proximity switches

Type TL-X□F□ series (+V: DC 10 to 40V)

PNP open collector type: This type cannot be used. (Use Type SCYM1-ID011 Input Unit.)



Models not applicable

OMRON proximity switches

Type TL-XP□P(M) series


(+V: DC 10 to 30V)

8.9 Hints on Use of Control I/O [C I/O] Units

8.9.1 Input units


1. Input signal width

The width of a readable input pulse varies depending on the number of program steps.




2. LED indicators

On the front panel of the input unit, an array of LEDs are provided to indicate the operating state of each external device connected. Since the LEDs illuminate at a voltage lower than the rated voltage, be sure to check the voltage when the LEDs operate unstably.



3. Bleeder resistor

Only the input current specified for the input unit flows into the contacts connected to the input unit. When contact failure is likely to occur due to insufficient input current, or when there is a possibility of a large induced voltage from the external wiring, it is recommended to insert a bleeder resistor in the external circuit of the input unit.



Resistance
 R = E(V)
 Contact current I (A) - Input current (A)
 Wattage
 W1 = (E²/R) x 2 (W)

8.9.2 Output units

Maximum switching capacity
 The following ratings are guaranteed within the specified temperature range. Note that use of any output unit beyond the specified temperature range.


output unit beyond the specified temperature range may result in damage to its internal elements or shortening of its service life.

Type	iveximum volkage	Viextunetan Gertay Guirreini	Maximum intush equiant 2
COCAGOS A	AC 250V	2A	6A
00200	DC 26.4V	2A	3A
(O/A\/20xi) ==	AC 242V	1A	8A*1
Ø.D041	DC 52.8V	0.5A	4A

- NOTES: *1. A maximum 4 outputs may be turned on simultaneously.
 - *2. 10msec max, Repeated for more than 1sec.


2. Lamp load and inrush current

When a lamp is illuminated, a current 15 to 20 times the steady-state current flows into the lamp. In AC ratings, the steady-state current is indicated by a root mean square (rms) value. To figure out its peak value, I peak = $\sqrt{2}$ Irms should be taken into account. With an AC lamp load, when an output unit with zero cross function is employed for switching the lamp load, the inrush current of the lamp load reduces to 1/2 to 1/3 of that when AC peak current is applied.



How to reduce inrush current (with SYSMAC M1-OC203 output units)

When switching a lamp load greater than the specified ratings, the inrush current of the lamp load must be reduced by either of the following two methods.



- a. Bleeder method (i.e., to flow bleeder current by inserting a bleeder resistor)
 This method is not so effective for the Type OA201 output unit in which some leakage current is inevitable. For Type OC203 output units, a bleeder resistor is inserted to cause a leakage current corresponding to 1/10 to 1/20 of the steady-state current to flow into the lamp load. As the result, these output units can be applied to the loads 50% larger than the maximum permissible lamp loads described above.
- b. Limited resistance method (i.e., to insert a current-limiting resistor in series with lamp) In this method, the inrush current is limited by the current governed by resistor R. However, note that the greater the resistance value, the greater the current consumption by the resistor, which in turn reduces the voltage to be applied to the lamp.
- AC solenoid load and starting current
 The starting current that flows through the AC solenoid is severalfold to several ten-fold larger than the holding current.

It may also continue for several 10msec to several 100msec. Therefore, use the solenoid whose 1/2 of the starting current is less than the maximum inrush current shown in the maximum switching capacity of each output unit,

Tivpe.	Max. innush oluniani. * * * * * * * * * * * * * * * * * * *
00203	3A max.
OA201	4A max.


5. Electromagnetic switch load and capacity There exists no problem when the output unit is used to switch an electromagnetic switch directly if the switch is of miniature type. As a guide to determine whether or not the output unit can switch the load, divide the current value obtained from the capacity of the electromagnet before energization by √2. If the result is less than the maximum inrush current described before in maximum switching capacity, it is possible to switch the load with the output unit.

Operating coil	Gapacity offeleofromagnet before energization (at stant).		
Тире	AC:110/120V	AC 220/240V	
9-1-4 OC208 17-7-1-1	420VA max.	840VA max.	
-4-11/OA201	560VA max.	1120VA max.	


6. Effects of leakage current on loads
The leakage current of each output unit is as shown in
the following table. With the Type OD041, no specific
problem exists. With the Type OA201, however, the
output relays may not release properly depending on
the size of the load to be switched. Therefore, when
using the output unit, pay attention to this point.

OA201	OD041
3.3mA at 110V, 3.6mA at 120V	100μA max.

7. Method to alleviate effects of leakage current When a low-capacity load is to be connected to the Type OA201 output unit, insertion of a bleeder resistor in parallel with the load help minimize the effects of leakage current on the load.




8. Switching of load with OA201 and contact
Avoid arrangement of a contact circuit in parallel with
the Type OA201 output unit as shown below, or the
internal elements of the output unit may be damaged.
If such circuit arrangement is unavoidable, be sure to
insert an RC network in parallel with the contact.



9. Countermeasures against surges

The SYSMAC-M1R is provided with adequate measures to prevent the output unit from malfunctioning due to surging, for example, when switching a lamp load. However, take note that a surge voltage of several 1,000 volts may occur in electromagnetic switches, AC solenoids, etc.

For general-purpose relay such as OMRON Models MY and LY, no countermeasure against surges is required. For larger loads than these relays, the following countermeasures are recommended. It should be noted that when either of the countermeasures is provided, the release time of the relay will be delayed slightly.




C: 0.5µF ±20% max. Non-polarity Breakdown voltage 1500V min.

R: 50Ω ±30% max. 0.5W

In relay output type units such as Type OC203, the installation of a surge suppressor is recommended in view of output contact protection.

Transistor output type unit Type OD041 has a built-in diode for its protection against surges. However, if the external wiring of the output unit is extended (to more than 3m), the built-in diode may not be able to function effectively. Therefore, insertion of another diode is recommended on the load side.



Since triac output type unit Type OA201 turns on in the vicinity of zero volt and turns off in the vicinity of zero current, the generation of surges can be reduced to a great extent. Because of this feature, the output unit requires no surge suppressor.

- 10. Minute load switching Since the output relays incorporated in relay output type units such as OC203 are for power switching, their contact construction is not suitable for switching very small loads. Therefore, these output units are not strongly recommended for minute load switching.
 - Minimum permissible load

0203		DC 5V	10mA	


11. Service life of relay output type unit The service life of each output unit is as shown in the following table.

ILMb6-41-	AG load J) IDC lioad	Mechanical life
(o.c.2013	200,000	900,000	2,000,000
	operations	operations	operations

Note: Both AC and DC are rated loads.

If a surge suppressor is mounted to the load to be switched, or if the load is smaller than the rated load, the service life may be extended severalfold to several ten-fold longer than the rated service life.

In addition to the service life of the contacts, the relay coil characteristics will also deteriorate. Therefore, it is recommended to replace each output relay every 3 to 5 years even if the number of switching operations of the relay has not reached the rated life. (Refer to the following service life curve.)



12. Maximum switching frequency


With the relay output type units, the built-in output relays are limited for use according to their maximum switching frequency. Type OC203 has a switching frequency of 30 operations max. per minute (with a minimum time interval of 2sec for switching).

13. Connection with ICs such as TTL, C-MOS, etc. Since the relay output type units are intended for switching small loads, they are not suitable for connection with ICs. Some transistor output type units, however, can be connected to ICs.

The saturation voltage of the output transistor is as high as 1.2 to 1.5V, so the output unit cannot be connected to a TTL whose V_{IL} ("0" input voltage) is 0.8V. B series C-MOS's (Motorola MC14XXXB, etc.) has a V_{IL} of 1.5V max. (at $V_{DD} = 5V$). Therefore, the output transistor can be connected with any of B series C-MOS's.

The UB series C-MOS's (Motorola MC14XXXUB, Toshiba TCXXXUBP, etc.) has a V_{IL} of 2V max. (at $V_{DD} = 10V$), the output transistor can also be connected with any of the UB series.

		CHAIDS Brantes		Applicate
V(75) = 10 ~415V.*	×	0	0	OD041 OD042



- Di is a diode (Reverse-breakdown voltage: 30V min.)
 Capacity : 120mA min.)
- Rs are:

V_{DD}	10V	15V		
Rs	10kΩ	15kΩ		

- l is 3m max.
- RIN is determined as follows.

 $\frac{V_{DD}}{5 \text{ to } 10}$ (k Ω)

9. Maintenance and Inspection

To sustain the proper system operation at all times, it is necessary to inspect the SYSMAC-M1R daily. If any trouble occurs in the SYSMAC-M1R, how the system should be protected and how soon it can be recovered from the failure become important. In this chapter, the items to be inspected on the SYSMAC-M1R and the actions to be taken if the SYSMAC-M1R fails are described.

9.1 Inspection

To make the most of the functions of the SYSMAC-M1R under the best condition, it is necessary to inspect the SYSMAC-M1R daily or periodically.

■ INSPECTION ITEMS

The SYSMAC-M1R employs semi-conductors as its main component elements and has few or no supplies with a limited service life. However, the semi-conductors may deteriorate depending on the environmental conditions and must therefore be inspected periodically. The standard inspection cycle is 6 months to 1 year. According to the environmental conditions, it is recommended to advance the date of inspection. As a result of the daily or periodical inspection, if the SYSMAC-M1R is found to be outside the criteria in the following table, be sure to correct the SYSMAC-M1R so that it falls within the prescribed criteria.

46E	: Ingenior com	Farmulas and publica	Gnon S
	AC power supply	(1) Is the rated voltage available when measured at the AC input terminal block?	AC 110, 120, 220, or 240V +10%, -15%
1	(a) Yoltage (b) Fluctuation	(2) Does a momentary power failure occur frequently or is there any sharp rise or drop in the supply voltage?	The supply voltage must be within the permissible fluctua- tion range described above.
2	Environmental conditions (a) Ambient temperature (b) Humidity (c) Vibration (d) Dust, atc.	Are the temperature and humidity within the respective range? (When the SYSMAC-MIR is installed in a control panel, the temperature within the panel may be regarded as the ambient temperature of the programmable controller.)	(a) 0 to +50° C (b) 20 to 90% RH (c) Must be free from vibration. (d) Must be free from dust.
3	Power supply of expansion I/O rack (a) Voltage (b) Ripple	Are the voltage and ripple within the operating range when measured at the terminal board of each 1/O rack?	Must conform with the specifications of each I/O unit.
		(1) Are the CPU rack and expan- sion I/O racks secured firmly?	The mounting screws must not be loose.
		(2) Are each I/O units and interface unit fixed firmly?	Each I/O base unit and its interface unit must not be loose.
4	Mounting conditions	(3) Is the I/O connecting cable inserted completely?	The connecting cables n ust not be loose.
		(4) Is there any loose screw in the external wiring?	The screw terminals must not be loose.
		(5) is there any broken cable in the external wiring?	The external wiring must be free from any abnormalities in appearance.
5	Service life	(1) Output relays in the I/O units	Replace with new ones if defective.
]	33.1.00 17.0	(2) Battery	1 year

Be sure to turn off the power before replacing any unit of the SYSMAC-M1R.

■ NOTES ON INSPECTION

- 1. If a defective unit is discovered and replaced, confirm whether or not the replaced unit is abnormal.
- 2. In the event of a faulty contact of the cable, wipe the connector pins with a clean all-cotton cloth moistened with industrial alcohol. Be sure to plug in the flat cable after removing the cloth waste.

■ TOOLS AND TESTING EQUIPMENT REQUIRED FOR MAINTENANCE

In the maintenance of the SYSMAC-M1R, the following tools and testing equipment will facilitate the daily or periodic inspection of the programmable controller.

- 1. Tools and testing equipment recommended as mandatory equipment
 - Screwdrivers (Phillips and round-blade)
 - Tester or digital voltmeter
 - Industrial alcohol and all-cotton cloth
- 2. Measuring instruments recommended only if required.
 - Synchroscope
 - Pen-recording oscilloscope

■ MAINTENANCE PARTS

1. I/O unit

If the SYSMAC-M1R fails, its repair is impossible without any spare parts no matter how early the trouble is discovered. So, it is recommended to have at least one I/O unit as a spare part.

Battery (Type SCYM1R-BAT80) In general, the service life of a battery is regarded as the time when the terminal voltage of the battery is reduced to 2.5V. When the battery has been discharged, "BATTERY FAILURE" indicator illuminates. Be sure to replace the battery with a new one within a week after the "BATTERY FAILURE" indication. The life of the built-in battery is considered to be 2 years.

3. Fuses

AC power fuse: Rated at 3A DC 5V power fuse: Rated at 10A


Replacement of Battery


Be sure to replace the battery within 5 minutes.

Procedure:

- 1. Prepare the replacement battery.
- 2. Turn off the AC power.
- 3. Open the door located at the upper part of the I/O section in the CPU rack.

NOTE: When the AC power is not ON at the time of the battery replacement, first apply the AC power for more than 10sec and then turn it off.





- 4. Remove the M3 screw securing the battery and unplug the battery connector.
- 5. Plug in the connector of the new battery, and then secure the new battery with the M3 screw.
- 6. Close the door and secure it with the screws.
- 7. When the AC power is applied, the battery starts operating.


9.3 Troubleshooting


If any abnormality occurs in the SYSMAC-M1R, thoroughly grasp the condition of trouble, check whether the symptom is reproducible or is caused through relationship with other equipment, and then follow the troubleshooting flowcharts shown below.

■ POWER SUPPLY




Main power supply check
 In this check, the AC power being supplied to the SYSMAC-M1R is confirmed if it is within the rated range (+10%, -15 of rated voltage).






SYSMAC-M1R

I/O unit related power supply check
 The power supply for loads is connected to the terminals of each I/O unit. Should any abnormality occur in this power supply, the I/O device connected to the I/O unit will not operate.






■ INPUT/OUTPUT UNIT




The following flowchart is indicated on the assumption that the maintenance spare parts are provided. If no spare part is provided, first check I/O devices thoroughly. The flowchart is illustrated based upon the circuit example shown below.

Circuit example



SOL1 malfunctions!!


SYSMAC-M1R




■ TERMINALS



- ① Check each I/O unit for loose terminals.
- 2 Check the power supply terminals for loose connection.
- 3 Check each unit for loose mounting screws.
- Check the I/O connecting cable for proper mounting.



■ CPU RACK



NOTES: *1. When the AC input supply voltage drops below 85% of the rated voltage, the SYSMAC-M1R detects the condition as a power failure. Even if a momentary power failure occurs, but it is restored within 1 cycle, the SYSMAC-M1R ignores the power failure and continues operating. If a momentary power failure continues for more than 2 cycles, SYSMAC-M1R detects the condition as a power failure and resets its operation.

If a momentary power failure of 1 to 2 cycles occurs, which is in an unstable area, the SYSMAC-M1R may continue or reset its operation. Once the power failure is detected, even if the power


supply is returned to normal, it takes about 1sec for the SYSMAC-M1R to reset. During this time, the RUN output of externally operated relay is in the OFF state. Therefore, all outputs from the output units also turn OFF. The RUN output turns OFF when a CPU failure (watchdog timer) or I/O bus failure occurs. Should the RUN output be used in an emergency stop circuit, note the entire system operation may stop. So pay attention to the service life and contact ratings of this output relay.

*2. How to recover from CPU FAILURE (watchdog timer)

Restart the SYSMAC-M1R by changing the mode selector switch position from "RUN" to "PROGRAM" and then to "RUN" again. NOTES:

- If any abnormality still exists in the CPU rack, the CPU FAILURE indicator illuminates again.
- The CPU FAILURE relay operates by depressing the CLEAR key or CLEAR DISPLAY key.
 How to recover from INPUT/OUTPUT FAILURE
- - (I/O bus diagnostic error)
 Restart the SYSMAC-M1R by changing the mode selector switch position "RUN" to "PROGRAM"
 - and then to "RUN" again.
 If the I/O FAILURE indicator illuminates again, check the SYSMAC-M1R as follows.
 - Disconnect the connecting cable between the CPU rack and the expansion I/O rack.
 - Connect other expansion I/O racks one by one successively (up to 3 racks).
 - Change the I/O connecting cable with that
 - between other expansion I/O racks. Change the I/O interface unit with that on other expansion I/O racks.

■ EXTERNAL ENVIRONMENT



9.4 List of Error Messages

An error message appears in the DATA display as shown on the right.


■ LIST OF ERROR MESSAGES

• The following error messages indicate the failure conditions occurred in the RUN mode.

NOTES:

- The BATTERY FAILURE indicator will illuminate to alert the operator one week before the battery will be exhausted.

 2. The buzzer will sound for about 1sec.
- 3. If the buzzer still sounds even after completion of the "Remedy" described in the above table, consult OMRON.



litem			GPU	GPU BATT: TERY	uraek Contro rel	al [//©] av	Special auxdl=		ເປົ້າຄົນເຂົ້ (ວົນທຸກລາກເ	Remedy
Sympion:	IRIUN Indiea- Nor	FAIL URE inches ioi	FALLS URE Inches ior	FANL Virie notice ion	RUN Oligut	GPU FAUL URE OMOUN	1977/ 1987/ 1890 1897/4	Buzze	inchea teor	
Moner ian power ratere	OFF	_			OFF	_	_	-	OFF	- · · · · ·
Voltage dige	OFF			_	OFF		_	_	OFF	- .
Planeis supplied to the state of the state o	OFF			_	OFF				OFF	Three fuses are provided. Pay attention to the following: 1. 3A fuse (for AC input) on external terminal board Line filter, transfer or switching regulator element of power supply unit (PCB) is considere to be defective. • Check the supply voltage to see if the voltage indication by the voltage selector socket coincide with the actual input voltage? • Remove the power supply unit (PC board) for expansion I/O rack and I/O unit(s) in the CPU rack. • Check the wiring from the terminal board to the power supply unit (PC board) Check the wiring extending to the expansion I/O base unit since this fuse is for DC 5V. 3. 0.1A fuse (for L. OFF) on printed circuit boar of power supply unit 0.1A (for L. OFF) Since this fuse is for load interrupt input, it cannot be repaired by the user. • Check if any voltage is not being applied to the load interruption input.
EUN mose -> Chermose Mose sieno	OFF	-	_	_	OFF	-	-	_	_	_
switeli) GPU FAIILUFIE (Watcheeg (Inner)	OFF	_	ON	_	OFF	ON		ON (Note 2)		Check if the connector is not loose or is inserted incorrectly and check the 5 power supply. Then apply the power again.
BATTERY FAIL URE (Note 9)			_	ON•	_	_	ON	_	_	Replace the battery within a week.
I/O BUS FAILURE	OFF	ON	_	_	OFF	ON	_	ON (Note 2)	_	Check the following poin Is the connector of the I/O connecting cable inserted correctly? Is the I/O connecting cable normal? Replace with the cable between other expansion I/O racks. Replace the interface u with that on other expa sion I/O rack.



9.5 Abnormal Symptom, Possible Cause and Corrective Action

• CPU rack

INDA	- Angionnel sympom	Positivé cavae	A (GO) HARRING BE INC.	Remarks
1	Fuse blows repeatedly.	Pattern is short-circuited or damaged by burning.	Replace CPU rack.	Check the DC 5V wiring for I/O unit.
2	DC voltage output failure	Constant voltage circuit is defective.	Replace CPU rack.	
3	"RUN output" contact of externally operated I/O relay does not release. (RUN indicator ON)	(1) Control I/O relay or power circuit is defective.	Replace CPU rack.	-
4	RUN indicator does not illuminate.	(1) DC voltage is not supplied. (2) Programming error (END instruction is missing.)	Replace CPU rack. Correct program.	

• Expansion I/O Racks

NO.	Adequest symptom	Possible cause	Corregive sense
1	Operation is not executed after specific relay No.	(1) Pattern is broken. (2) Improper soldering	Check each bus line by buzzer. Resolder.
2	Abnormal relay Nos. of expansion I/O rack are in units of 8.	(1) Cable wiring is broken. (2) Improper soldering	Check each bus line by buzzer. Resolder.
3	Output of a specific relay No. turns on.	(1) Improper soldering of connector	Check each bus line by buzzer.
4	All the relays of a specific I/O unit do not operate.	(1) Same as above	Check each bus line by buzzer,

• Inț	out units	<u> </u>	
*INO	Alejaojinieli svojetojin	Possible datises.	Concedive action
1	All input units do not turn on.	Operation indicators (LEDs) are not illuminating. (1) External input voltage is not supplied or is low.	Supply the power, Raise the supply voltage.
		 Operation indicators (LEDs) are illuminating. (1) Signal level within unit is faulty. 	Remove all the I/O units being used and insert them one by one to find a out defective unit.
2	All of specific input units do not turn on. (Example) 0010 ~ 0017	(1) Same as above	Same as above Replace defective input unit.
		(2) Screws of terminal board are loose.	Retighten terminal screws.
3	All of specific input units do not turn off.	(1) Gate circuit is defective.	Replace defective input unit.
		(2) External voltage is not supplied.	Apply the external power supply.
4	Input of a specific relay No. does not turn	(1) Gate circuit is defective.	Replace defective input unit.
	on. (Example) 0010	(2) Screws of terminal board are loose.	Retighten screw terminals.
		(3) ON time duration of external input is short.	Adjust external device.
		(4) Input circuit (photocoupler, etc.) is defective.	Replace defective input unit.
		(5) Input relay No. is incorrectly assigned to the OUT instruction of the program.	Correct the program.
5	Input of a specific relay No. does not turn off.	(1) Contact of jack is defective.	Clean the contact part with alcohol- moistened cloth.
		(2) Input circuit is defective.	Replace defective unit.
	·	(3) Input relay No. is incorrectly assigned to the OUT instruction of the program.	Correct the program.
6	Relay No. of abnormal operation is in units of 8. (Example) 0000, 0010, 0020	(1) Data bus signal is faulty.	Remove all I/O units being used and insert them one by one to find the defective unit.
		(2) IC-RAM of CPU is defective.	Replace CPU rack.
7	Inputs turn ON and OFF irregularly.	(1) External input voltage is low.	Raise the external voltage.
		(2) Malfunction due to noise	Countermeasures against noise. Install a surge suppressor. Install a insulating transformer. Wiring with a shielded cable
8	Input operation indicator does not illuminate. (Operation is normal.)	(1) LED indicator is defective.	Since this type of defect does not impede normal operation, repair it in spare time or at the next periodic inspection.

Output units

) No	Albionapat sylinipations	Postible eaust	Go mecune audon
1	All output units do not turn on.	(1) Load power supply is not applied.	Apply the load power supply. (Raise the voltage.)
		(2) Signal level within unit is defective.	Remove all the I/O units being used and insert them one by one to find the defect unit.
2	All of specific output units do not turn on.	(1) Same as 1 (1).	Same as above.
	(Example) 0020 ~ 0027	(2) Screws of terminal board are loose.	Retighten screw terminals.
		(3) Contact of jack is defective.	Clean the contact with alcohol- moistened cloth.
		(4) Fuse is blown.	Replace defective fuse.
		(5) Internal circuit is defective.	Replace defective unit.
3	All of specific output units do not turn off.	(1) Contact of jack and connector is defective.	Clean with alcohol-moistened cloth.
		(2) Gate circuit is defective.	Replace defective unit.
4	Output of a specific relay No. does not turn on.	 Operation indicator (LED) is not illuminating. (1) ON time duration of output is short. (2) Relay Nos. of the OUT instruction in the program are in duplication. (3) Power circuit is defective. 	Correct the program. Correct the program. Replace defective unit.
)		Operation indicator (LED) is illuminating. (1) Broken connection of external load (2) Screws of terminal board are loose. (3) Pattern is broken.	Replace defective external load. Retighten screw terminals. Replace defective unit.
5	Output of specific relay No. does not turn off.	Operation indicator (LED) is not illuminating. (1) Improper reset due to leakage current or saturation voltage.	Replace defective external load or add a dummy resistor.
·		Operation indicator LED is not illuminating. (1) Contact of jack is defective (bus line) (2) Relay Nos, of OUT instruction in the program are in duplication. (3) Power circuit is defective.	Clean with alcohol-moistened cloth. Correct the program. Replace defective unit.
6	Relay No. of abnormal operation is in units of 8. (Example) 0020, 0030	(1) Data bus signal is faulty.	Remove all the I/O units being used and insert them one by one to find the defective unit.
	<u> </u>	(2) IC-RAM of CPU is defective.	Replace CPU rack.
7	Outputs turn on and off irregularly.	(1) Supply voltage of external load is low.	Raise the external supply voltage.
		(2) Relay Nos. of OUT instruction in the program are in duplication.	Correct the program.
		(3) Malfunction due to noise	Countermeasures against noise Install a surge suppressor. Install a insulating transformer. Wiring with a shielded cable, etc.
8	Output operation indicator does not illuminate. (Operation is normal.)	(1) LED indicator is defective.	Since this type of defect does not impede normal operation, repair it in spare time or at the next periodic inspection.

SYSMAC-M1R-

Control I/O and DATA I/O Assignment Table for OMRON SYSMAC-M1R

Name		Model	Prepared by:	Inspected by:	Approved by:
Customer	Installation location	Drawing No. (Chip No.)			

Relay No.	Relay No. Description of signal
1 0 0	1 4 0
101	
0_2	4 2
	() () () () () () () () () ()
0 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	1 1 4 4 4 (4) (4) (4) (5) (4) (5) (4) (5) (5) (6) (7) (8) (6) (7) (8) (7) (8) (7) (8) (7) (8) (7) (8) (7) (8) (8) (7) (8) (8) (8) (8) (8) (8) (8) (8) (8) (8
	station (4, 5) - and a series of the first series of the s
1 1 0 1 7 Will connected the base 1 1 2 1 2 1 2 2 2 2 2 2 2 2 2 2 2 2 2	4 7
1 1 0 7 mm serveten resident a comment of the management of the ma	· [2] [2] [4] [4] [4] [4] [4] [4] [4] [4] [4] [4
C Pada da mas artes artes artes artes are artes and a constant are artes a	5 0
1 1 2	5 1
The part of the property of the property of the part of the property of the part of the pa	The state of the s
1 1 4	
1715	7000 5 5
116	1 1 5 6
The 117	5.7
2 0	6 0
	[8 1 3 0000,0000 a sugmozet ()
2 2	6 2
2 3	6 3
1 2 4	6 4
2 6 encours more measured as	6 5
2 6	
1 1 2 7 7 see to see the	issing 6 7
and the second s	
<u> </u>	1 7 2
3 3	7 3
+ · . ≤ · ∠ . I	1 1714
y 3 5 2 2 2 2 2 2 2 2 2	7 5. 2007 5. 2007 200 200 200 200 200 200 200 200 20
3 6	176
3 7	7 7 American State of the Control of

}

Timer/Counter Assignment Table for OMRON SYSMAC-M1R

Name		Model	Prepared by:	Inspected by:	Approved by:
Customer	Installation location	Drawing No. (Chip No.)			

Clay No	
0 1	
0 2	Total Haipie
	The state of the s
1	SA Jura din Basilia
1	<u> </u>
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{ c c c c c c } \hline 0 7 & & & & & & & & & & & \\ \hline 1 0 & & & & & & & & & \\ \hline 1 1 & & & & & & & & & \\ \hline 1 1 & & & & & & & & \\ \hline 1 2 & & & & & & & \\ \hline 1 3 & & & & & & & \\ \hline 1 4 & & & & & & & \\ \hline 1 6 & & & & & & & \\ \hline 1 6 & & & & & & & \\ \hline 1 6 & & & & & & \\ \hline 1 6 & & & & & & \\ \hline 2 1 & & & & & & \\ \hline 2 1 & & & & & & \\ \hline 2 2 & & & & & \\ \hline 2 3 & & & & & \\ \hline 2 4 & & & & & \\ \hline 2 6 & & & & & \\ \hline 2 6 & & & & & \\ \hline 3 0 & & & & & \\ \hline 3 1 & & & & & \\ \hline \end{array} $	
1 0	
1 1 1	was some of the first of the first
1 1 2	5 271.7 1
1 3	
1 4	
	<u>2.00</u> 0 (2.00) (2.00) (2.00) (2.00)
$ \begin{array}{ c c c c c c } & & & & & & & & & & & & & & & & \\ \hline & & & &$	
1 7	**************************************
2 0	
2 1	<u>8 () </u>
2 2 6 2 6 3 6 3 6 4 6 5 6 5 6 6 5 6 6	nesty n i jíce
2 3 6 3 6 4	<u>r yeti bilak li kişi yekişta liki</u>
2 4 6 4 6 5 6 5 6 6 5 6 6	
2 5 6 5 6 6 6 6 7 7 0 3 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1 7 1	7,7
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
)	
3 0	
3,2 7,2	
3 3	
3 4	
3 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5	grand a straigh of the con-
3 6 7 6	
377	

OMRON SYSMAC-M1R FAILURE/ABNORMAL MODE NO. LIST

Name		Model	Prepared by:	Inspected by:	Approved by:
Customer	Installation location	Drawing No. (Chip No.)			

retavo kons.		PART OF THE STATE OF	Takana -	100	
FALING.	Condition ((Cause))	Countannessure	FALIND	Condition (Cause)	Configure
00 01			50 51		
02	 And the second of the second of	Burgari (1995), di Marigi Paran Dekanti Budakh (1928) (1928) (1928) (1928)	52		over war door (Kern Dolla). Yn 1942 a yn 1950 i
03			53		
04 05			54 55		2 100 100 100 100 100 100 100 100 100 10
06			56		
07		Company of the company of the property of the property of the property of the property of the company of the co	57		
08		Address of two words persons of the first of	58	Secondary and American American	
09 10			59 60		
5.5 (1) (2)			61		
12	1-20-1-17-18-18-18-18-18-18-18-18-18-18-18-18-18-		62		
13 14			63 64		# 50% / 50% (Fig. 1)
15			65		
16			66		N N N N N N N N N N N N N N N N N N N
17- 18			67 68		
19			69		
20			70	manufacture and a first control of the control of t	1 / m 2 / m
21 22			71 72		and the second s
23			72		
24		The second secon	74		10.41.61.85of 26.60.0006 of helice 90.5604 of
25 26		And the common tending of the common tending	75		
20 27_			76 7 7		
28		Complete Control of the Control of t	78		Mail and American and American
29			7 79		
30 31			80 81		
32		Haspin (Hi, 10) 118 fe de de la Gille Spape 118 (Hense)	82		Liver State Control of the Control of the State
33 34			83		
35			84 85		
36			86	A TO BE EXPERIENCED AND THE PROPERTY OF THE PR	
37			87		
38 39			88 89		
40	the state of the s		90		
41			91	and the second of the second	
42 43			92 93		
44			94		
45 46			95		
47			96 97		
48			98		
49			99		· · · · · · · · · · · · · · · · · · ·



OMRON SYSMAC-M1R CODING SHEET

Name		Model	Prepared by:	Inspected by:	Approved by:
Customer	Installation location	Drawing No. (Chip No.)			

2			
Program OP adáltass sade	Relay No. Remarks ((Deta))	Program OP address code	Relay No. Remarks (Date)
0		₅ 0	
		5 1	
		5 2 5 3	
1 1 4		5 4	
5			
7		5.7	
1 8	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	₁ 5 ₁ 8	
9		5 9	
)		[6 0	
1 1 2		6 2	
1,3		6 ₁ 3	
114		6 4	
1,5		6 5	
1 7		6 7	
1 1 8	A THE PARTY OF THE	_	
1 9		6 9	
2,1		7,1	
2 2		7 2	
, , 2, 3		7 3	
2 4		7 5	
2 6	1 1	7 6	
2 7		7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	
2 8 		7.9	
3,0	20 100 1	8 0	
3 1		8 1	
3 2		8 2	
3 3 3		8 4	Control Process Control Contro
3 5		8 5	
3 6			
3,7		8 8	
3 9		8 9	
1 4 0		9,1	
4,1		9,2	
4 3		9 3	
4 4		9 4	
4 15 1 4 6		9 5	
4.7		9 7	
4 8		9 8	Y YEAR ALL SOLES AND ALL SOLES
4 9	建设有限的发展的 基本。	9 9	MARKET SERVICE CONTRACTOR



OMRON SYSMAC-M1R CODING SHEET

Name		Model	Prepared by:	Inspected by:	Approved by:
Customer	Installation location	Drawing No. (Chip No.)			

		(<u> </u>
90 (m) 100 (m)	Relay iNo. (Remedis	Program	OP Releviño Rejmarks.
		Secretary 1	arionie : " (racifol) e :
1 0		5 0	
3.7			
4	1 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 1514	19 Washington (1) and (1994) 4 (1991) 4 (1991) 4 (1992) 4 (1994) 4 (1994) 4 (1994) 4 (1994) 4 (1994)
5		5 5	
6		5 6	
1 1 18 18 18 18 18 18 1		5,7	
9		1 5 ₁ 8 5 ₁ 9	
1 0		6.0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
		6 1	
1 2			
1,14		6,3	
1.5		6 5	
1 1 6		6 6	and the section areas, and the section of the state states of the section of the
117		6,7	
1.9		6 8 6 9	\$ 12 4 4 4 4 5 4 5 4 5 4 5 4 5 5 5 5 5 5 5
2 0		7 7 0	(2) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1
1 2 1		71	
2 2		7,2	
273			
2,5		7 4 7 5	
2 6	Service A. Salar L. Salar L	1 7 6	
2/7		7.7	
2 8		7 8	
2,9		7 9	
3.1			
3 2		8 2	- 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
3 4		8 4 8 5	
3,6		8 8 6	
3 7			
3 8		8 8	
3 9			
4,1		90	
4 2		9 2	
4 3		9 3	
4 4 5		9 4	
1 4 6		9 5	· · · · · · · · · · · · · · · · · · ·
4 72			English Company Company
4 8		9 8	
4 9	Company of the second	9 9	

OMRON SYSMAC-M1R CODING SHEET

Name		Model	Prepared by:	Inspected by:	Approved by:
Customer	Installation location	Drawing No. (Chip No.)			

,我们还在这一个大大大大大大大大大大大大大大大大大大大大大大大大大大大大大大大大大大大大	
Program OP Relay No.	
Remarks socies (Data) Remarks socies (Data)	3
51353	00000
5 5 5	<u> </u>
1 6 5 6	
The last of the second	10 to 1 86
, 5,8	[H-10] SM [G-16]

1,0	SHOTTNESS HALF
	3 18 8 3
1,12	Marka (VIX.) (S
1,3	
7 7 5	
116 166 1	TO SERVICE CONTRACTOR
6.7	dansky graff
1,1,8	named Carry
	27 Y W J. J.
1 2 0 7 0	<u> </u>
1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2	KATEN.
7,2	
7.3	
1 2 4 1 1 7 4	
2 5	
1 2 6 7 6	
$oldsymbol{2}_{1}oldsymbol{2}_{1}oldsymbol{7}_{1}oldsymbol{7}_{1}oldsymbol{7}_{2}$	om skore i trikik roz V Olehone
1 2 8 1 1 1 1 7 8 1 1 1 1	
7.9	N. ED. W.
	K.C.W. Hope
	-77 See 5. 4 5.
8 3	<u> </u>
3 4	C 10 (N.E.)
3 5	9 12 8 12 W
3,6	Series Lotter
	ing. while
4 2	<u> </u>
1 4 3 · · · · · · · · · · · · · · · · · ·	Casalysia, Ja
4.4	Comment of the
9,5	2 (10 Ma) 2 V 26 A
4.6	
27 4 7 4 7 4 7 4 7 4 7 4 7 4 7 4 7 4 7 4	
4.9	

Authorized distributor: